## MITSUBISHI

Mitsubishi Programmable Controller小能

## QCPU <br> Programming Manual

Common Instruction 1/2

## - SAFETY PRECAUTIONS

(Always read these cautions before using the product)

Before using this product, please read this manual and the related manuals introduced in this manual, and pay full attention to safety to handle the product correctly.

Please store this manual in a safe place and make it accessible when required. Always forward a copy of the manual to the end user.

## REVISIONS

*The manual number is given on the bottom left of the back cover.

| Print Date | *Manual Number | Revision |
| :---: | :---: | :---: |
| Dec., 2008 | SH (NA)-080809ENG-A | First edition |
| Mar., 2009 | SH (NA)-080809ENG-B | $\begin{array}{\|l\|} \hline \text { Partial corrections } \\ \text { Section 3.3, 3.8, 5.1.3, 6.1.7, 6.2.14, 7.3.3, 7.11.18, 7.11.19, 7.12.1.5,12.7, 7.12.11, 7.12.25, } \\ 7.12 .26,7.13 .4,7.13 .5,7.15 .7,7.15 .8 \end{array}$ |
| Jul., 2009 | SH (NA)-080809ENG-C | Revision because of function support by the Universal model QCPU having a <br> serial number "11043" or later <br> Partial corrections <br> Section 2.1, 2.5.6, 2.5.18, 2.5.20, 7.6.9, 7.12.7, 7.12.11, 12.1.3, 12.1.4, APPENDIX 1.2, 1.3, 1.4.2, 3, 5.1 <br> Additions <br> Section 2.5.16, 7.16, 7.18.10 <br> Modification <br> Section 2.5.21 $\rightarrow$ 2.5.22, Section 2.5.22 $\rightarrow$ 2.5.21, Section $9.13 \rightarrow$ 7.6.10, <br> Section $9.14 \rightarrow$ 7.6.1, Section $9.15 \rightarrow 7.16$, Section $9.15 .1 \rightarrow 7.16 .1$, Section $9.15 .2 \rightarrow 7.16 .2$, <br> Section 9.15.3 $\rightarrow$ 7.16.3, Section $9.1 \rightarrow 7.18 .9$, Section $9.2 \rightarrow 7.18 .11$, Section $9.3 \rightarrow 7.18 .12$, <br> Section $9.4 \rightarrow 7.18 .13$, Section $9.5 \rightarrow 7.18 .14$, Section $9.6 \rightarrow 7.18 .15$, Section $9.7 \rightarrow 7.18 .16$, <br> Section $9.8 \rightarrow$ 7.18.17, Section $9.9 \rightarrow 7.18 .18$, Section $9.10 \rightarrow 7.18 .19$, Section $9.11 \rightarrow 9.1$, <br> Section 9.11.1 $\rightarrow$ 9.1.1, Section 9.11.2 $\rightarrow$ 9.1.2, Section $9.12 \rightarrow 9.2$, Section 9.12.1 $\rightarrow$ 9.2.1, <br> Chapter $10 \rightarrow$ 11, Chapter $11 \rightarrow 10$ |
|  |  |  |

Japanese Manual Version SH-080804-B

> This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

## INTRODUCTION

This manual explains the common instructions required for programming of the QCPU.

- The common instructions refer to all instructions except those dedicated to special function modules (such as AJ71QC24 and AJ71PT32-S3) and to AD57 models, as well as PID control instructions, SFC instructions and ST instructions.

Before using this product, please read this manual and the relevant manuals carefully and develop familiarity with the functions and performance of the $Q$ series programmable controller to handle the product correctly.

## $\square$ Relevant CPU module

| CPU module | Model |
| :---: | :--- |
| Basic model QCPU | Q00JCPU, Q00CPU, Q01CPU |
| High Perfomance model QCPU | Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU |
| Process CPU | Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU |
| Universal model QCPU | Q12PRHCPU, Q25PRHCPU |
| Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, |  |
| Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, |  |
| Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, |  |
| Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, |  |
| Q20UDEHCPU |  |

SAFETY PRECAUTIONS ..... A - 1
REVISIONS ..... A-2
INTRODUCTION ..... A - 3
CONTENTS ..... A - 4
MANUALS ..... A - 14
Common Instructions $1 / 2$

1. GENERAL DESCRIPTION ..... 1-1 to 1-8
1.1 Related Programming Manuals ..... 1-2
1.2 Abbreviations and Generic Names ..... 1-5
2. INSTRUCTION TABLES ..... 2-1 to 2-62
2.1 Types of Instructions ..... 2-2
2.2 How to Read Instruction Tables ..... 2-4
2.3 Sequence Instructions ..... 2-6
2.3.1 Contact instructions ..... 2-6
2.3.2 Association instructions ..... 2-7
2.3.3 Output instructions. ..... 2-8
2.3.4 Shift instructions ..... 2-8
2.3.5 Master control instructions. ..... 2-9
2.3.6 Termination instructions ..... 2-9
2.3.7 Other instructions ..... 2-9
2.4 Basic instructions ..... 2-10
2.4.1 Comparison operation instructions ..... 2-10
2.4.2 Arithmetic operation instructions ..... 2-16
2.4.3 Data conversion instructions ..... 2-22
2.4.4 Data transfer instructions. ..... 2-24
2.4.5 Program branch instructions ..... 2-27
2.4.6 Program execution control instructions ..... 2-27
2.4.7 I/O refresh instructions ..... 2-27
2.4.8 Other convenient instructions ..... 2-28
2.5 Application Instructions ..... 2-29
2.5.1 Logical operation instructions ..... 2-29
2.5.2 Rotation instructions ..... 2-32
2.5.3 Shift instructions ..... 2-33
2.5.4 Bit processing instructions ..... 2-34
2.5.5 Data processing instructions ..... 2-35
2.5.6 Structure creation instructions ..... 2-38
2.5.7 Data table operation instructions ..... 2-40
2.5.8 Buffer memory access instructions ..... 2-41
2.5.9 Display instructions ..... 2-41
2.5.10 Debugging and failure diagnosis instructions ..... 2-42
2.5.11 Character string processing instructions ..... 2-43
2.5.12 Special function instructions ..... 2-46
2.5.13 Data control instructions ..... 2-49
2.5.14 Switching instructions ..... 2-51
2.5.15 Clock instructions ..... 2-52
2.5.16 Expansion clock instruction ..... 2-55
2.5.17 Program control instructions ..... 2-56
2.5.18 Other instructions ..... 2-57
2.5.19 Instructions for Data Link ..... 2-59
2.5.20 Multiple CPU dedicated instruction ..... 2-60
2.5.21 Multiple CPU high-speed transmission dedicated instruction ..... 2-60
2.5.22 Redundant system instructions (For Redundant CPU) ..... 2-61
3. CONFIGURATION OF INSTRUCTIONS ..... 3-1 to 3-48
3.1 Configuration of Instructions ..... 3-2
3.2 Designating Data ..... 3-3
3.2.1 Using bit data ..... 3-3
3.2.2 Using word (16 bits) data ..... 3-4
3.2.3 Using double word data ( 32 bits) ..... 3-6
3.2.4 Using real number data ..... 3-8
3.2.5 Using character string data ..... 3-11
3.3 Indexing ..... 3-12
3.4 Indirect Specification ..... 3-23
3.5 Reducing Instruction Processing Time ..... 3-25
3.5.1 Subset Processing ..... 3-25
3.5.2 Operation processing with standard device registers $(Z)$ (only Universal model QCPU) ..... 3-26
3.6 Cautions on Programming (Operation Errors) ..... 3-27
3.7 Conditions for Execution of Instructions ..... 3-33
3.8 Counting Step Number ..... 3-34
3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device ..... 3-39
3.10 Precautions for Use of File Registers ..... 3-44
4. HOW TO READ INSTRUCTIONS ..... 4-1 to 4-4
5. SEQUENCE INSTRUCTIONS ..... 5-1 to 5-60
5.1 Contact Instructions ..... 5-2
5.1.1 Operation start, series connection, parallel connection (LD,LDI,AND,ANI,OR,ORI) ..... 5-2
5.1.2 Pulse operation start, pulse series connection, pulse parallel connection (LDP,LDF,ANDP,ANDF,ORP,ORF) ..... 5-5
5.1.3 Pulse NOT operation start, pulse NOT series connection, pulse NOT parallel connection (LDPI,LDFI,ANDPI,ANDFI,ORPI,ORFI) ..... 5-7
5.2 Association Instructions ..... 5-10
5.2.1 Ladder block series connection and parallel connection (ANB,ORB) ..... 5-10
5.2.2 Operation results push,read,pop (MPS,MRD,MPP) ..... 5-12
5.2.3 Operation results inversion (INV) ..... 5-15
5.2.4 Operation result conversions (MEP,MEF) ..... 5-17
5.2.5 Pulse conversions of edge relay operation results (EGP,EGF) ..... 5-18
5.3 Output Instructions ..... 5-20
5.3.1 Out instruction (excluding timers, counters, and annunciators) (OUT) ..... 5-20
5.3.2 Timers (OUT T,OUTH T) ..... 5-22
5.3.3 Counter (OUT C) ..... 5-26
5.3.4 Annunciator output (OUT F) ..... 5-28
5.3.5 Setting devices (except for annunciators) (SET) ..... 5-30
5.3.6 Resetting devices (except for annunciators) (RST). ..... 5-32
5.3.7 Setting and resetting the annunciators (SET F,RST F) ..... 5-35
5.3.8 Leading edge and trailing edge outputs (PLS,PLF). ..... 5-37
5.3.9 Bit device output reverse (FF) ..... 5-40
5.3.10 Pulse conversions of direct outputs (DELTA(P)) ..... 5-42
5.4 Shift Instructions ..... 5-44
5.4.1 Bit device shifts (SFT(P)) ..... 5-44
5.5 Master Control Instructions ..... 5-47
5.5.1 Setting and resetting the master control (MC,MCR) ..... 5-47
5.6 Termination Instructions ..... 5-51
5.6.1 End main routine program (FEND) ..... 5-51
5.6.2 End sequence program (END) ..... 5-53
5.7 Other instructions ..... 5-55
5.7.1 Sequence program stop (STOP) ..... 5-55
5.7.2 No operations (NOP,NOPLF,PAGE n) ..... 5-57
6. BASIC INSTRUCTIONS ..... 6-1 to 6-168
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 BIN 16-bit data comparisons (=,<>,>,<=,<,>=) ..... 6-2
6.1.2 BIN 32-bit data comparisons ( $D=, D<>, D>, D<=, D<, D>=$ ) ..... 6-4
6.1.3 Floating decimal point data comparisons (Single precision) ( $E=, E<>, E>, E<=, E<, E>=$ ). ..... 6-6
6.1.4 Floating decimal point data comparisons (Double precision) ( $E D=, E D<>, E D>, E D<=, E D<, E D>=$ ) ..... 6-8
6.1.5 Character string data comparisons ( $\$=, \$<>, \$>, \$<=, \$<, \$>=$ ) ..... 6-11
6.1.6 BIN block data comparisons (BKCMP $\square$,BKCMP $\square \mathrm{P}$ ) ..... 6-15
6.1.7 BIN 32-bit block data comparisons (DBKCMP $\square$,DBKCMP $\square \mathrm{P}$ ) ..... 6-18
6.2 Arithmetic Operation Instructions ..... 6-22
6.2.1 BIN 16-bit addition and subtraction operations (+(P),-(P)) ..... 6-22
6.2.2 BIN 32-bit addition and subtraction operations (D+(P),D-(P)) ..... 6-26
6.2.3 BIN 16-bit multiplication and division operations (* $(P), /(P))$ ..... 6-30
6.2.4 BIN 32-bit multiplication and division operations ( $\left.D^{*}(P), D /(P)\right)$ ..... 6-32
6.2.5 $\quad B C D$ 4-digit addition and subtraction operations ( $\mathrm{B}+(\mathrm{P}), \mathrm{B}-(\mathrm{P})$ ) ..... 6-34
6.2.6 BCD 8-digit addition and subtraction operations (DB+(P),DB-(P)) ..... 6-38
6.2.7 BCD 4-digit multiplication and division operations $\left(B^{*}(P), B /(P)\right)$ ..... 6-42
6.2.8 BCD 8-digit multiplication and division operations ( $\mathrm{DB}^{*}(\mathrm{P}), \mathrm{DB} /(\mathrm{P})$ ) ..... 6-44
6.2.9 Addition and subtraction of floating decimal point data (Single precision) ( $\mathrm{E}+(\mathrm{P}), \mathrm{E}-(\mathrm{P}))$ ..... 6-46
6.2.10 Addition and subtraction of floating decimal point data (Double precision) (ED+(P),ED-(P)) ..... 6-50
6.2.11 Multiplication and division of floating decimal point data (Single precision) ( $\mathrm{E}^{*}(\mathrm{P}), \mathrm{E} /(\mathrm{P})$ ) ..... 6-54
6.2.12 Multiplication and division of floating decimal point data (Double precision) (ED*(P),ED/(P)) ..... 6-56
6.2.13 Block addition and subtraction ( $\mathrm{BK}+(\mathrm{P}$ ), $\mathrm{BK}-(\mathrm{P})$ ) ..... 6-59
6.2.14 BIN 32-bit data block addition and subtraction operations (DBK+(P),DBK-(P)) ..... 6-62
6.2.15 Linking character strings (\$+(P)) ..... 6-65
6.2.16 Incrementing and decrementing 16-bit BIN data (INC(P),DEC(P)) ..... 6-69
6.2.17 Incrementing and decrementing 32-bit BIN data (DINC(P),DDEC(P)) ..... 6-71
6.3 Data conversion instructions ..... 6-73
6.3.1 Conversion from BIN data to 4-digit and 8-digit BCD (BCD(P),DBCD(P)) ..... 6-73
6.3.2 Conversion from BCD 4-digit and 8-digit data to BIN data (BIN(P),DBIN(P)) ..... 6-75
6.3.3 Conversion from BIN 16 and 32-bit data to floating decimal point (Single precision) (FLT(P),DFLT(P)) ..... 6-78
6.3.4 Conversion from BIN 16 and 32-bit data to floating decimal point (Double precision) (FLTD (P),DFLTD(P)) ..... 6-81
6.3.5 Conversion from floating decimal point data to BIN16- and 32-bit data (Single precision) (INT(P),DINT(P)) ..... 6-83
6.3.6 Conversion from floating decimal point data to BIN16- and 32-bit data (Double precision) (INTD(P),DINTD(P)) ..... 6-86
6.3.7 Conversion from BIN 16-bit to BIN 32-bit data (DBL(P)) ..... 6-88
6.3.8 Conversion from BIN 32-bit to BIN 16-bit data (WORD(P)) ..... 6-89
6.3.9 Conversion from BIN 16 and 32-bit data to Gray code (GRY(P),DGRY(P)) ..... 6-90
6.3.10 Conversion of Gray code to BIN 16 and 32-bit data (GBIN(P),DGBIN(P)). ..... 6-92
6.3.11 Complement of 2 of BIN 16- and 32-bit data (sign reversal) (NEG(P),DNEG(P)). ..... 6-94
6.3.12 Floating-point sign invertion (Single precision) (ENEG(P)) ..... 6-96
6.3.13 Floating-point sign invertion (Double precision) (EDNEG(P)) ..... 6-97
6.3.14 Conversion from block BIN 16-bit data to BCD 4-digit data (BKBCD (P)) ..... 6-98
6.3.15 Conversion from block BCD 4-digit data to block BIN 16-bit data (BKBIN(P)) ..... 6-100
6.3.16 Single precision to Double precision conversion (ECON(P)) ..... 6-102
6.3.17 Double precision to Single precision conversion (EDCON(P)) ..... 6-104
6.4 Data Transfer Instructions ..... 6-106
6.4.1 16-bit and 32-bit data transfers (MOV(P),DMOV(P)). ..... 6-106
6.4.2 Floating-point data transfer (Single precision) (EMOV(P)) ..... 6-108
6.4.3 Floating-point data transfer (Double precision) (EDMOV(P)) ..... 6-110
6.4.4 Character string transfers (\$MOV(P)) ..... 6-112
6.4.5 16-bit and 32-bit negation transfers (CML(P), DCML(P)) ..... 6-114
6.4.6 Block 16-bit data transfers (BMOV(P)) ..... 6-117
6.4.7 Identical 16-bit data block transfers (FMOV(P)) ..... 6-120
6.4.8 Identical 32-bit data block transfers (DFMOV(P)). ..... 6-122
6.4.9 16-bit and 32-bit data exchanges ( $\mathrm{XCH}(\mathrm{P}), \mathrm{DXCH}(\mathrm{P}))$ ..... 6-124
6.4.10 Block 16-bit data exchanges (BXCH(P)) ..... 6-126
6.4.11 Upper and lower byte exchanges (SWAP(P)) ..... 6-128
6.5 Program Branch Instructions ..... 6-129
6.5.1 Pointer branch instructions (CJ,SCJ,JMP) ..... 6-129
6.5.2 Jump to END (GOEND) ..... 6-132
6.6 Program Execution Control Instructions ..... 6-133
6.6.1 Interrupt disable/enable instructions, interrupt program mask (DI,EI,IMASK) ..... 6-133
6.6.2 Recovery from interrupt programs (IRET) ..... 6-139
6.7 I/O Refresh Instructions ..... 6-141
6.7.1 I/O refresh (RFS(P)) ..... 6-141
6.8 Other Convenient Instructions ..... 6-143
6.8.1 Counter 1-phase input up or down (UDCNT1) ..... 6-143
6.8.2 Counter 2-phase input up or down (UDCNT2) ..... 6-146
6.8.3 Teaching timer (TTMR) ..... 6-149
6.8.4 Special function timer (STMR) ..... 6-151
6.8.5 Rotary table shortest direction control (ROTC) ..... 6-154
6.8.6 Ramp signal (RAMP) ..... 6-157
6.8.7 Pulse density measurement (SPD) ..... 6-160
6.8.8 Fixed cycle pulse output (PLSY) ..... 6-162
6.8.9 Pulse width modulation (PWM) ..... 6-164
6.8.10 Matrix input (MTR) ..... 6-166
7. APPLICATION INSTRUCTIONS ..... 7-1 to 7-452
7.1 Logical operation instructions ..... 7-2
7.1.1 Logical products with 16-bit and 32-bit data (WAND(P),DAND(P)) ..... 7-3
7.1.2 Block logical products (BKAND(P)) ..... 7-9
7.1.3 Logical sums of 16-bit and 32-bit data (WOR(P),DOR(P)). ..... 7-11
7.1.4 Block logical sum operations (BKOR(P)). ..... 7-17
7.1.5 16-bit and 32-bit exclusive OR operations (WXOR(P),DXOR(P)) ..... 7-19
7.1.6 Block exclusive OR operations (BKXOR(P)) ..... 7-25
7.1.7 16-bit and 32-bit data exclusive NOR operations (WXNR(P),DXNR(P)) ..... 7-27
7.1.8 Block exclusive NOR operations (BKXNR(P)). ..... 7-33
7.2 Rotation instruction ..... 7-35
7.2.1 Right rotation of 16-bit data (ROR(P),RCR(P)) ..... 7-35
7.2.2 Left rotation of 16-bit data (ROL(P),RCL(P)) ..... 7-38
7.2.3 Right rotation of 32-bit data (DROR(P), $\operatorname{DRCR}(P)$ ) ..... 7-41
7.2.4 Left rotation of 32-bit data (DROL(P),DRCL(P)). ..... 7-44
7.3 Shift instruction ..... 7-46
7.3.1 $n$-bit shift to right or left of 16-bit data (SFR(P),SFL(P)) ..... 7-46
7.3.2 1-bit shift to right or left of $n$-bit data (BSFR(P),BSFL(P)) ..... 7-49
7.3.3 $n$-bit shift to right or left of $n$-bit data (SFTBR(P),SFTBL(P)) ..... 7-51
7.3.4 $\quad$ 1-word shift to right or left of n-word data (DSFR(P),DSFL(P)) ..... 7-54
7.3.5 $n$-bit shift to right or left of n-word data (SFTWR(P),SFTWL(P)) ..... 7-56
7.4 Bit processing instructions ..... 7-59
7.4.1 Bit set and reset for word devices (BSET(P),BRST(P)) ..... 7-59
7.4.2 Bit tests (TEST(P),DTEST(P)) ..... 7-61
7.4.3 Batch reset of bit devices (BKRST(P)) ..... 7-64
7.5 Data processing instructions ..... 7-66
7.5.1 16-bit and 32-bit data searches (SER(P), DSER $(P)$ ). ..... 7-66
7.5.2 16-bit and 32-bit data checks (SUM(P),DSUM(P)). ..... 7-69
7.5.3 Decoding from 8 to 256 bits (DECO(P)) ..... 7-71
7.5.4 Encoding from 256 to 8 bits (ENCO(P)) ..... 7-73
7.5.5 $\quad$ 7-segment decode (SEG(P)) ..... 7-75
7.5.6 4-bit dissociation of 16-bit data (DIS(P)). ..... 7-77
7.5.7 4-bit linking of 16-bit data (UNI(P)) ..... 7-79
7.5.8 Dissociation or linking of random data (NDIS(P),NUNI(P)) ..... 7-81
7.5.9 Data dissociation and linking in byte units (WTOB(P),BTOW(P)) ..... 7-85
7.5.10 Maximum value search for 16- and 32-bit data (MAX $(P), D M A X(P))$. ..... 7-89
7.5.11 Minimum value search for 16- and 32-bit data (MIN(P),DMIN(P)) ..... 7-92
7.5.12 BIN 16 and 32 bits data sort operations (SORT,DSORT) ..... 7-95
7.5.13 Calculation of totals for 16-bit data (WSUM(P)) ..... 7-99
7.5.14 Calculation of totals for 32-bit data (DWSUM(P)) ..... 7-101
7.5.15 Calculation of averages for 16 -bit or 32-bit data (MEAN(P),DMEAN(P)) ..... 7-103
7.6 Structure creation instructions ..... 7-105
7.6.1 FOR to NEXT instruction loop (FOR,NEXT) ..... 7-105
7.6.2 Forced end of FOR to NEXT instruction loop (BREAK(P)). ..... 7-108
7.6.3 Subroutine program calls (CALL(P)) ..... 7-110
7.6.4 Return from subroutine programs (RET) ..... 7-115
7.6.5 Subroutine program output OFF calls (FCALL(P)) ..... 7-116
7.6.6 Subroutine calls between program files (ECALL(P)) ..... 7-120
7.6.7 Subroutine output OFF calls between program files (EFCALL(P)) ..... 7-125
7.6.8 Subroutine program call (XCALL) ..... 7-129
7.6.9 Refresh instruction (COM). ..... 7-134
7.6.10 Select Refresh Instruction (COM) ..... 7-137
7.6.11 Select Refresh Instruction (CCOM) ..... 7-141
7.6.12 Index modification of entire ladder (IX,IXEND) ..... 7-144
7.6.13 Designation of modification values in index modification of entire ladders (IXDEV,IXSET) ..... 7-148
7.7 Data Table Operation Instructions ..... 7-151
7.7.1 Writing data to the data table (FIFW(P)). ..... 7-151
7.7.2 Reading oldest data from tables (FIFR(P)). ..... 7-153
7.7.3 Reading newest data from data tables (FPOP(P)) ..... 7-155
7.7.4 Deleting and inserting data from and in data tables (FDEL(P),FINS(P)). ..... 7-157
7.8 Buffer memory access instruction ..... 7-160
7.8.1 Reading 1-/2-word data from the intelligent function module (FROM(P),DFRO(P)) ..... 7-160
7.8.2 Writing 1-/2-word data to intelligent function module (TO(P),DTO(P)) ..... 7-163
7.9 Display instructions ..... 7-166
7.9.1 Print ASCII code instruction (PR) ..... 7-166
7.9.2 Print comment instruction (PRC) ..... 7-169
7.9.3 Error display and annunciator reset instruction (LEDR) ..... 7-172
7.10 Debugging and failure diagnosis instructions ..... 7-175
7.10.1 Special format failure checks (CHKST,CHK) ..... 7-175
7.10.2 Changing check format of CHK instruction (CHKCIR,CHKEND) ..... 7-179
7.11 Character string processing instructions ..... 7-183
7.11.1 Conversion from BIN 16-bit or 32-bit to decimal ASCII (BINDA(P),DBINDA(P)) ..... 7-183
7.11.2 Conversion from BIN 16-bit or 32-bit data to hexadecimal ASCII (BINHA(P),DBINHA(P)) ..... 7-186
7.11.3 Conversion from BCD 4-digit and 8-digit to decimal ASCII data (BCDDA(P),DBCDDA(P)) ..... 7-189
7.11.4 Conversion from decimal ASCII to BIN 16-bit and 32-bit data (DABIN(P),DDABIN(P)) ..... 7-192
7.11.5 Conversion from hexadecimal ASCII to BIN 16-bit and 32-bit data (HABIN(P),DHABIN(P)) ..... 7-195
7.11.6 Conversion from decimal ASCII to BCD 4-digit or 8-digit data ( $\mathrm{DABCD}(\mathrm{P}), \mathrm{DDABCD}(\mathrm{P})$ ) ..... 7-198
7.11.7 Reading device comment data (COMRD(P)) ..... 7-201
7.11.8 Character string length detection (LEN(P)) ..... 7-204
7.11.9 Conversion from BIN 16-bit or 32-bit to character string (STR(P),DSTR(P)) ..... 7-206
7.11.10 Conversion from character string to BIN 16-bit or 32-bit data (VAL(P),DVAL(P)). ..... 7-212
7.11.11 Conversion from floating decimal point to character string data (ESTR(P)) ..... 7-217
7.11.12 Conversion from character string to floating decimal point data (EVAL(P)) ..... 7-224
7.11.13 Conversion from hexadecimal BIN to ASCII (ASC(P)) ..... 7-228
7.11.14 Conversion from ASCII to hexadecimal BIN (HEX(P)) ..... 7-230
7.11.15 Extracting character string data from the right or left (RIGHT(P),LEFT(P)) ..... 7-232
7.11.16 Random selection from and replacement in character strings (MIDR(P),MIDW(P)) ..... 7-235
7.11.17 Character string search (INSTR(P)) ..... 7-239
7.11.18 Insertion of character string (STRINS(P)) ..... 7-241
7.11.19 Deletion of character string (STRDEL(P)) ..... 7-243
7.11.20 Floating decimal point to $\operatorname{BCD}(E M O D(P))$ ..... 7-245
7.11.21 From BCD format data to floating decimal point (EREXP(P)) ..... 7-248
7.12 Special function instructions ..... 7-250
7.12.1 SIN operation on floating-point data (Single precision) (SIN(P)) ..... 7-250
7.12.2 SIN operation on floating-point data (Double precision) (SIND(P)) ..... 7-252
7.12.3 COS operation on floating-point data (Single precision) (COS(P)) ..... 7-254
7.12.4 COS operation on floating-point data (Double precision) (COSD (P)) ..... 7-256
7.12.5 TAN operation on floating-point data (Single precision) (TAN(P)). ..... 7-258
7.12.6 TAN operation on floating-point data (Double precision) (TAND(P)) ..... 7-260
7.12.7 $\mathrm{SIN}^{-1}$ operation on floating point data (Single precision) (ASIN(P)) ..... 7-262
7.12.8 $\mathrm{SIN}^{-1}$ operation on floating-point data (Double precision) (ASIND(P)) ..... 7-265
7.12.9 $\mathrm{COS}^{-1}$ operation on floating-point data (Single precision) (ACOS(P)) ..... 7-267
7.12.10 $\mathrm{COS}^{-1}$ operation on floating-point data (Double precision) (ACOSD(P)) ..... 7-269
7.12.11 TAN $^{-1}$ operation on floating-point data (Single precision) (ATAN(P)) ..... 7-271
7.12.12 TAN $^{-1}$ operation on floating-point data (Double precision) (ATAND(P)) ..... 7-273
7.12.13 Conversion from floating-point angle to radian (Single precision) (RAD(P)) ..... 7-275
7.12.14 Conversion from floating-point angle to radian (Double precision) (RADD(P)) ..... 7-277
7.12.15 Conversion from floating-point radian to angle (Single precision) (DEG(P)) ..... 7-279
7.12.16 Conversion from floating-point radian to angle (Double precision) (DEGD(P)) ..... 7-281
7.12.17 Exponentiation operation on floating-point data (Single precision) (POW(P)) ..... 7-283
7.12.18 Exponentiation operation on floating-point data (Single precision) (POWD(P)) ..... 7-285
7.12.19 Square root operation for floating-point data (Single precision) (SQR(P)) ..... 7-287
7.12.20 Square root operation for floating-point data (Double precision) (SQRD(P)) ..... 7-289
7.12.21 Exponent operation on floating-point data (Single precision) (EXP(P)) ..... 7-291
7.12.22 Exponent operation on floating-point data (Double precision) (EXPD(P)) ..... 7-294
7.12.23 Natural logarithm operation on floating-point data (Single precision) (LOG(P)) ..... 7-296
7.12.24 Natural logarithm operation on floating-point data (Double precision) (LOGD(P)) ..... 7-298
7.12.25 Common logarithm operation on floating-point data (Single precision) (LOG10(P)) ..... 7-300
7.12.26 Common logarithm operation on floating-point data (Double precision) (LOG10D(P)) ..... 7-302
7.12.27 Random number generation and series updates (RND(P),SRND(P)) ..... 7-304
7.12.28 BCD 4-digit and 8-digit square roots (BSQR(P),BDSQR(P)) ..... 7-306
7.12.29 BCD type SIN operation (BSIN(P)) ..... 7-309
7.12.30 BCD type COS operations (BCOS(P)) ..... 7-311
7.12.31 BCD type TAN operation (BTAN(P)) ..... 7-313
7.12.32 BCD type $\mathrm{SIN}^{-1}$ operations (BASIN(P)) ..... 7-315
7.12.33 BCD type COS $^{-1}$ operation (BACOS(P)) ..... 7-317
7.12.34 BCD type TAN ${ }^{-1}$ operations (BATAN(P)) ..... 7-319
7.13 Data Control Instructions ..... 7-321
7.13.1 Upper and lower limit controls for BIN 16-bit and BIN 32-bit data (LIMIT(P),DLIMIT(P)) ..... 7-321
7.13.2 BIN 16-bit and 32-bit dead band controls (BAND(P),DBAND(P)) ..... 7-324
7.13.3 Zone control for BIN 16-bit and BIN 32-bit data (ZONE(P),DZONE(P)) ..... 7-327
7.13.4 Scaling (Point-by-point coordinate data) (SCL(P),DSCL(P)). ..... 7-330
7.13.5 Scaling (Point-by-point coordinate data) (SCL2(P),DSCL2(P)) ..... 7-334
7.14 File register switching instructions ..... 7-337
7.14.1 Switching file register numbers (RSET(P)) ..... 7-337
7.14.2 Setting files for file register use (QDRSET(P)) ..... 7-339
7.14.3 File setting for comments (QCDSET(P)) ..... 7-342
7.15 Clock instructions ..... 7-344
7.15.1 Reading clock data (DATERD(P)) ..... 7-344
7.15.2 Writing clock data (DATEWR(P)) ..... 7-346
7.15.3 Clock data addition operation (DATE $+(\mathrm{P})$ ) ..... 7-348
7.15.4 Clock data subtraction operation (DATE-(P)) ..... 7-350
7.15.5 Time data conversion (from Hour/Minute/Second to Second) (SECOND(P)) ..... 7-352
7.15.6 Time data conversion (from Second to Hour/Minute/Second ) (HOUR(P)) ..... 7-354
7.15.7 Date comparison (DT=,DT<>,DT>,DT<=,DT<,DT>=) ..... 7-356
7.15.8 Clock comparison (TM=,TM<>,TM>,TM<=,TM<,TM>=). ..... 7-361
7.16 Expansion Clock Instructions ..... 7-366
7.16.1 Reading expansion clock data (S(P).DATERD) ..... 7-366
7.16.2 Expansion clock data addition operation (S(P).DATE+). ..... 7-369
7.16.3 Expansion clock data subtraction operation (S(P).DATE-) ..... 7-372
7.17 Program control instructions ..... 7-375
7.17.1 Program standby instruction (PSTOP(P)) ..... 7-377
7.17.2 Program output OFF standby instruction (POFF(P)) ..... 7-378
7.17.3 Program scan execution registration instruction (PSCAN(P)) ..... 7-380
7.17.4 Program low speed execution registration instruction (PLOW(P)) ..... 7-382
7.17.5 Program execution status check instruction (PCHK) ..... 7-384
7.18 Other instructions ..... 7-386
7.18.1 Resetting watchdog timer (WDT(P)) ..... 7-386
7.18.2 Timing pulse generation (DUTY) ..... 7-388
7.18.3 Time check instruction (TIMCHK) ..... 7-390
7.18.4 Direct 1-byte read from file register (ZRRDB(P)) ..... 7-391
7.18.5 File register direct 1-byte write (ZRWRB(P)) ..... 7-393
7.18.6 Indirect address read operations (ADRSET(P)) ..... 7-395
7.18.7 Numerical key input from keyboard (KEY) ..... 7-396
7.18.8 Batch save or recovery of index register (ZPUSH(P),ZPOP(P)) ..... 7-400
7.18.9 Reading Module Information (UNIRD(P)) ..... 7-402
7.18.10 Reading module model name(TYPERD(P)) ..... 7-406
7.18.11 Trace Set/Reset (TRACE,TRACER) ..... 7-411
7.18.12 Writing Data to Designated File (SP.FWRITE) ..... 7-413
7.18.13 Reading Data from Designated File (SP.FREAD) ..... 7-424
7.18.14 Writing Data to Standard ROM (SP.DEVST). ..... 7-436
7.18.15 Read Data from Standard ROM (S(P).DEVLD). ..... 7-438
7.18.16 Load Program from Memory Card (PLOADP) ..... 7-440
7.18.17 Unload Program from Program Memory (PUNLOADP) ..... 7-443
7.18.18 Load + Unload (PSWAPP) ..... 7-445
7.18.19 High-speed Block Transfer of File Register (RBMOV(P)) ..... 7-448
Common Instructions 2/2
8. INSTRUCTIONS FOR DATA LINK ..... 8-1 to 8-10
8.1 Network refresh instructions ..... 8-2
8.1.1 Refresh instruction for the designated module $(S(P) / J(P) / G(P) . Z C O M)$ ..... 8-2
8.2 Reading/Writing Routing Information ..... 8-6
8.2.1 Reading routing information (S(P)/Z(P).RTREAD) ..... 8-6
8.2.2 Registering routing information ( $S(P) / Z(P)$.RTWRITE). ..... 8-8
9. Multiple CPU dedicated instruction ..... 9-1 to 9-18
9.1 Writing to the CPU Shared Memory of Host CPU ..... 9-2
9.1.1 Write to Host CPU Shared Memory (S(P).TO) ..... 9-4
9.1.2 Writing to host station CPU shared memory (TO(P), DTO(P)) ..... 9-7
9.2 Reading from the CPU Shared Memory of another CPU ..... 9-11
9.2.1 Reading from Other CPU Shared Memory (FROM(P), DFRO(P)) ..... 9-12
10. QCPU INSTRUCTIONS ..... 10-1 to 10-20
10.1 Overview ..... 10-2
10.2 Writing Devices to Another CPU (D(P).DDWR) ..... 10-13
10.3 Reading Devices from Another CPU (D(P).DDRD) ..... 10-17
11. QCPU INSTRUCTIONS ..... 11-1 to 11-4
11.1 System Switching Instruction (SP.CONTSW) ..... 11-2
12. ERROR CODES ..... 12-1 to 12-84
12.1 Error Code List ..... 12-2
12.1.1 Error codes ..... 12-3
12.1.2 Reading an error code ..... 12-3
12.1.3 Error code list (1000 to 1999) ..... 12-4
12.1.4 Error code list (2000 to 2999) ..... 12-16
12.1.5 Error code list (3000 to 3999) ..... 12-34
12.1.6 Error code list (4000 to 4999) ..... 12-51
12.1.7 Error code list ( 5000 to 5999) ..... 12-66
12.1.8 Error code list (6000 to 6999) ..... 12-68
12.1.9 Error code list (7000 to 10000) ..... 12-78
12.2 Canceling of Errors ..... 12-83
APPENDICES App - 1 to App - 198
Appendix 1 OPERATION PROCESSING TIME ..... App - 2
Appendix 1.1 Definition ..... App - 2
Appendix 1.2 Operation Processing Time of Basic Model QCPU ..... App - 3
Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/ Redundant CPU ..... App - 21
Appendix 1.4 Operation Processing Time of Universal Model QCPU ..... App - 50
Appendix 1.4.1 Subset instruction processing time. ..... App - 50
Appendix 1.4.2 Processing time of instructions other than subset instruction ..... App - 66
Appendix 2 CPU PERFORMANCE COMPARISON ..... App - 114
Appendix 2.1 Comparison of $Q$ with AnNCPU, AnACPU, and AnUCPU ..... App - 114
Appendix 2.1.1 Usable devices ..... App - 114
Appendix 2.1.2 I/O control mode ..... App - 115
Appendix 2.1.3 Data that can be used by instructions ..... App - 115
Appendix 2.1.4 Timer comparison. ..... App - 116
Appendix 2.1.5 Comparison of counters ..... App - 117
Appendix 2.1.6 Comparison of display instructions. ..... App - 117
Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU) ..... App - 118
Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions ..... App - 119
Appendix 3 SPECIAL RELAY LIST ..... App - 120
Appendix 4 SPECIAL REGISTER LIST ..... App - 146
Appendix 5 APPLICATION PROGRAM EXAMPLES ..... App - 198
Appendix 5.1 Concept of Programs which Perform Operations of $X^{n}, \sqrt[n]{X}$ ..... App - 198
INDEXIndex - 1 to Index-12

## MANUALS

To understand the main specifications, functions, and usage of the CPU module, refer to the basic manuals.
Read other manuals as well when using a different type of CPU module and its functions.
Order each manual as needed, referring to the following list.

The numbers in the "CPU module" and the respective modules are as follows.

| Nunber | CPU module |
| :---: | :--- |
| 1$)$ | Basic model QCPU |
| 2$)$ | High Perfomance model QCPU |
| 3$)$ | Process CPU |
| 4$)$ | Redundant CPU |
| 5$)$ | Universal model QCPU |

O:Basic manual, ©:Other CPU module manuals

| Manual name < Manual number (model code) > | Description | CPU module |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1) | 2) | 3) | 4) | 5) |
| ■User's manual |  |  |  |  |  |  |
| QCPU User's Manual <br> (Hardware design, Maintenance and Inspection) < SH-080483ENG (13JR73) > | Specifications of the hardware (CPU modules, power supply modules, base units, extension cables, and memory cards), system maintenance and inspection, troubleshooting, and error codes | - | - | $\bigcirc$ | $\bigcirc$ | - |
| QnUCPU User's Manual <br> (Function Explanation, Program Fundamentals) < SH-080807ENG (13JZ27) > | Functions, methods, and devices for programming |  |  |  |  | $\bigcirc$ |
| Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080808ENG (13JZ28) > | Functions, methods, and devices for programming | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ |  |
| QnUCPU User's Manual (Communication via Built-in Ethernet Port) < SH-080811ENG (13JZ29) > | Functions for the communication via built-in Ethernet port of the CPU module |  |  |  |  | $\bigcirc$ |

-Programming Manual

| QCPU Programming Manual (Common Instructions) < SH-080809ENG (13JW10) > | How to use sequence instructions, basic instructions, and application instructions | - | - | - | $\bigcirc$ | $\bigcirc$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QCPU (Q Mode)/QnACPU Programming Manual $\text { (SFC) } \quad<\text { SH-08004 }(13 \mathrm{JF} 60)>$ | System configuration, performance specifications, functions, programming, debugging, and error codes for SFC (MELSAP3) programs | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| QCPU (Q Mode) Programming Manual (MELSAP-L) < SH-080072 (13JC03) > | Programming methods, specifications, and functions for SFC (MELSAP-L) programs | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { QCPU (Q Mode) Programming Manual } \\ & \begin{array}{l} \text { (Structured Text) } \\ \qquad \quad<\text { SH-080366E }(13 \mathrm{JF} 68)> \end{array} \end{aligned}$ | Programming methods using structured languages | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \hline \text { QCPU (Q Mode) / QnACPU Programming Manual } \\ & \text { (PID Control Instructions) } \\ & \end{aligned}$ | Dedicated instructions for PID control | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { QnPH/QnPRHCPU Programming Manual } \\ & \text { (Process Control Instructions) } \\ & \qquad<\text { SH-080316E (13JF59) }> \end{aligned}$ | Describes the dedicated instructions for performing process control. |  |  | $\bigcirc$ | $\bigcirc$ |  |


| Manual name < Manual number (model code) > | Description |
| :---: | :---: |
| CC-Link IE Controller Network Reference Manual < SH-080668ENG (13JV16) > | Specifications, procedures and settings before system operation, parameter setting, programming, and troubleshooting of the CC-Link IE controller network module |
| Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network) < SH-080049 (13JF92) > | Explains the specifications for a MELSECNET/H network system for PLC to PLC network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting. |
| Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network) < SH-080124 (13JF96) > | Explains the specifications for a MELSECNET/H network system for remote I/O network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting. |
| Type MELSECNET, MELSECNET/B Data Link System Reference Manual $<\text { IB-66530 (13JF70) > }$ | Describes the general concept, specifications, and part names and settings for MELSECNET (II) and MELSECNET/B. |
| Q Corresponding Ethernet Interface Module User's Manual (Application) < SH-080010 (13JF70) > | Describes various functions of the Ethernet module: e-mail function, PLC CPU status monitoring, communication via MELSECNET/H or MELSECNET/10 network system, communication using data link instructions, file transfer (using FTP) and other functions. |

MEMO
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

1

This manual explains the common instructions required for programming of the QCPU.
The common instructions refer to all instructions except those dedicated to special function modules (such as AJ71QC24 and AJ71PT32-S3) and to AD57 models, as well as PID control instructions, SFC instructions and ST instructions.

### 1.1 Related Programming Manuals

Before reading this manual, check the functions, programming methods, devices and others that are necessary to create programs with the CPU in the manuals below:

- QnUCPU User's Manual (Function Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
(1) High Performance model QCPU

(2) Basic model QCPU

(3) Process CPU and Redundant CPU

(4) Universal model QCPU



### 1.2 Abbreviations and Generic Names

This manual uses the generic names and abbreviations shown below to refer to Q series CPU modules, unless otherwise specified.

* $\square$ indicates a part of the model or version.

| Generic term/Abbreviation | Description of Generic Name/Abbreviation |
| :---: | :---: |
| $\square$ Series |  |
| Q series | Abbreviation for Mitsubishi MELSEC-Q series programmable controller |
| ■ CPU module type |  |
| CPU module | Generic term for Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU and Universal model QCPU |
| Basic model QCPU | Generic term for Q00JCPU, Q00CPU and Q01CPU |
| High Performance model QCPU | Generic term for Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU |
| Process CPU | Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU |
| Redundant CPU | Generic term for Q12PRHCPU and Q25PRHCPU |
| Universal model QCPU | Generic term for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU and Q26UDEHCPU |
| ■ CPU module model |  |
| QnCPU | Generic term for Q00JCPU, Q00CPU, Q01CPU and Q02CPU |
| QnHCPU | Generic term for Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU |
| QnPHCPU | Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU |
| QnPRHCPU | Generic term for Q12PRHCPU and Q25PRHCPU |
| QnUCPU | Generic temr for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU and Q26UDEHCPU |
| QnU(D)(H)CPU | Generic temr for Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU and Q26UDHCPU |
| QnUD(H)CPU | Generic name for Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU and Q26UDHCPU |
| QnUDE(H)CPU | Generic name for Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU,Q20UDEHCPU and Q26UDEHCPU |

## ■ Base unit model

| Q3 $\square \mathrm{B}$ | Generic term for Q33B, Q35B, Q38B and Q312B main base units on which CPU module (except Q00JCPU), Q series power supply module, Q series I/O module, and intelligent function module can be mounted. |
| :---: | :---: |
| Q3 $\square$ SB | Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, slim type power supply module, Q series I/O module, and intelligent function module can be mounted. |
| Q3 $\square$ RB | Other name for Q38RB redundant power supply main base unit on which CPU module (except Q00JCPU), redundant power supply module, Q series I/O module, and intelligent function module can be mounted. |
| Q3 $\square$ DB | Generic term for the Q38DB and Q312DB type Multiple CPU high speed main base unit on which CPU module (except the Q00JCPU), Q series power supply module, Q series I/O module, and intelligent function module can be mounted. |
| Q5 $\square$ B | Generic term for Q52B and Q55B extension base unit on which the Q Series I/O and intelligent function module can be mounted. |
| Q6 $\square \mathrm{B}$ | Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q Series power supply module, $\mathrm{I} / \mathrm{O}$ module, intelligent function module can be mounted. |
| Q6 $\square$ RB | Other name for Q68RB redundant power supply extension base unit on whichredundant power supply module, Q series I/O module, and intelligent function module can be mounted. |
| Q6 $\square$ WRB | Other name for Q65WRB extension base unit for redundant system on which redundant power supply module, Q series I/O module, and intelligent function module can be mounted. |
| QA1S6 $\square$ B | Generic term for QA1S65B and QA1S68B extension base units on which AnS Series power supply module, I/O module, special function module can be mounted. |
| QA6 $\square$ B | Generic term for QA65B and QA68B extension base units on which the A series power supply module, A series I/O modules and special function modules can be mounted. |
| A5 $\square$ B | Generic term for A52B, A55B, and A58B extension base units on which A series I/O module and special function module can be mounted without power supply. |
| A6 $\square \mathrm{B}$ | Generic term for A62B, A65B, and A68B extension base units on which A series I/O module and special function module can be mounted. |
| QA6ADP | Abbreviation for QA6ADP QA conversion adapter module. |
| QA6ADP+A5 $\square$ B/A6 $\square \mathrm{B}$ | Abbreviation for A large type extension base unit on which QA6ADP is mounted. |
| ■ Network |  |
| MELSECNET/H | Abbreviation for MELSECNET/H network system |
| MELSECNET/10 | Abbreviation for MELSECNET/10 network system |
| MELSECNET(II/,B) | Abbreviation for MELSECNET and MELSECNET/B data link system |
| Ethernet | Abbreviation for Ethernet network system |
| CC-Link | Abbreviation for Control \& Communication Link |

## (Continued)

| Generic Name/Abbreviation | Description of Generic Name/Abbreviation |
| :--- | :--- |
| Others | $\begin{array}{l}\text { Product name of Q series Corresponding SW } \\ \text { package } \\ \square: \text { Version of the software } \\ \text { GX Developer } \\ \hline\end{array}$ |
| Check the GX Developer versions that can be used for each CPU module in "System GPP function software |  |
| Configuration," QCPU User's Manual (Hardware Design, Maintenance and Inspection). |  |$] .$| Generic name for intelligent function modules and special function modules |
| :--- |
| Intelligent function module <br> device |

MEMO

## INSTRUCTION TABLES

### 2.1 Types of Instructions

The major types of CPU module instructions consist of sequence instructions, basic instructions, application instructions, data link instructions, QCPU instructions and redundant system instructions. These types of instructions are listed in Table 2.1 below.

Table 2.1 Types of Instructions

| Types of Instruction |  | Meaning | Reference Chapter |
| :---: | :---: | :---: | :---: |
| Sequence instruction | Contact instruction | Operation start, series connection, parallel connection | 5 |
|  | Association instruction | Ladder block connection, store/read operation results, creation of pulses from operation results |  |
|  | Output instruction | Bit device output, pulse output, output reversal |  |
|  | Shift instruction | Bit device shift |  |
|  | Master control instruction | Master control |  |
|  | Termination instruction | Program termination |  |
|  | Other instruction | Program stop, instructions such as no operation which do not fit in the above categories |  |
| Basic instruction | Comparison operation instruction | Comparisons such as $=,>,<$ | 6 |
|  | Arithmetic operation instruction | Addition, subtraction, multiplication or division of BIN or BCD |  |
|  | BCD $\leftrightarrow$ BIN conversion instruction | Conversion from BCD to BIN and from BIN to BCD |  |
|  | Data transfer instruction | Transmits designated data |  |
|  | Program branch instruction | Program jumps |  |
|  | Program run control instruction | Enables or inhibits interrupt programs |  |
|  | I/O refresh | Executes partial refresh |  |
|  | Other convenient instruction | Instructions for: Counter increment/decrement, teaching timer, special function timer, rotary table shortest direction control, etc. |  |
| Application instruction | Logical operation instruction | Logical operations such as logical sum, logical product, etc. | 7 |
|  | Rotation instruction | Rotation of designated data |  |
|  | Shift instruction | Shift of designated data |  |
|  | Bit processing instruction | Bit set and reset, bit test, batch reset of bit devices |  |
|  | Data processing instruction | 16-bit data searches, data processing such as decoding and encoding |  |
|  | Structure creation instruction | Repeated operation, subroutine program calls, indexing in ladder units |  |
|  | Table operation instruction | Data table read/write |  |
|  | Buffer memory access instruction | Data read/write from/to an intelligent function module |  |
|  | Display instruction | Print ASCII code, LED character display, etc. |  |
|  | Debugging and failure diagnosis instruction | Check, status latch, sampling trace, program trace |  |
|  | Character string processing instruction | Conversion between BIN/BCD and ASCII;conversion between BIN and character string; conversion between floating decimal point data and character strings, character string processing, etc. |  |
|  | Special function instruction | Trigonometric functions, conversion between angles and radians, exponential operations, automatic logarithms, square roots |  |
|  | Data control instruction | Upper and lower limit controls, dead band controls, zone controls |  |
|  | Switching instruction | File register block No. switches, designation of file registers and comment files |  |
|  | Clock instruction | Reading/writing of the values of year, month, day, hour, minute, second, and day of the week; addition/subtraction of the values of hour, minute, and second; conversion of the values of hour, minute, and second into second; comparison between the values of year, month, and day; and comparison between the values of hour, minute, and second |  |
|  | Expansion clock instruction | Reading of the values of year, month, day, hour, minute, second, millisecond, and day of the week; addition/subtraction of the values of hour, minute, second, and millisecond |  |
|  | Peripheral device instruction | I/O to peripheral devices |  |
|  | Program control instruction | Instructions to switch program execution conditions |  |
|  | Other instruction | Instructions that do not fit in the above categories, such as watchdog timer reset instructions and timing clock instructions |  |

Table 2.1 Types of Instructions (Continued)

| Types of Instruction |  | Meaning | Reference Chapter |
| :---: | :---: | :---: | :---: |
|  | Link refresh instruction | Designated network refresh | 8 |
| for Data Link | Routing information read/write instruction | Reads, writes, and registers routing information |  |
| Multiple <br> CPU <br> dedicated <br> instruction | Multiple CPU dedicated instruction | Writing to host CPU shared memory, Reading from other CPU shared memory | 9 |
| MultipleCPU <br> high-speed <br> transmission <br> dedicated <br> instruction | Multiple CPU device write/read instruction | Writes/reads devices to/from another CPU. | 10 |
| Redundant system instruction | Instruction for Redundant CPU | System switching | 11 |

### 2.2 How to Read Instruction Tables

The instruction tables found from Section 2.3 to 2.5 have been made according to the following format:

Table 2.2 How to Read Instruction Tables


Description

1) ..........Classifies instructions according to their application.
2) ...........Indicates the instruction symbol added to the instruction in a program.

Instruction code is built around the 16-bit instruction. The following notations are used to mark 32-bit instructions, instructions executed only at the leading edge of OFF to ON, real number instructions, and character string instructions:

- 32-bit instruction..... The letter "D" is added to the first line of the instruction.

- Instructions executed only at the leading edge of OFF to ON
$\qquad$ The letter "P" is added to the end of the instruction.

- Real number instructions
.............................. The letter "E" is added to the first line of the instruction.

- Character string instructions .............................. A dollar sign \$ is added to the first line of the instruction.


Character string instructions
3) $\qquad$ Shows symbol diagram on the ladder.


Fig. 2.1 Symbol Diagram on the Ladder

Destination $\qquad$ Indicates where data will be sent after operation.

Source $\qquad$ Stores data prior to operation.
4) $\qquad$ Indicates the type of processing that is performed by individual instructions.


Fig. 2.2 Type of Processing Performed by Individual Instructions
5) ..........The details of conditions for the execution of individual instructions are as follows:

| Symbol | Execution Condition |
| :--- | :--- |
| No symbol |  |
| recorded |  | | Instruction executed under normal circumstances, with no regard to the ON/OFF status of conditions prior to |
| :--- |
| the instruction. |
| If the precondition is OFF, the instruction will conduct OFF processing. |

6) ..........Indicates the basic number of steps for individual instructions.

See Section 3.8 for a description of the number of steps.
7) $\qquad$ The mark indicates instructions for which subset processing is possible. See Section 3.5 for details on subset processing.
8) $\qquad$ Indicates the page numbers where the individual instructions are explained.

### 2.3 Sequence Instructions

### 2.3.1 Contact instructions

Table 2.3 Contact Instructions

*1: The number of steps may vary depending on the device being used.

| Device | Number of Steps |
| :--- | :---: |
| Internal device, file register (R0 to R32767) | 1 |
| Direct access input (DX) | 2 |
| Devices other than above | 3 |

*2: The number of steps may vary depending on the device and type of CPU module being used.

| Device | Number of Steps |
| :--- | :---: | :---: |
| Internal device, file register (R0 to R32767) | 1 |
| Direct access input (DX) | 2 |
| Devices other than above | 3 |

### 2.3.2 Association instructions

Table 2.4 Association Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition | 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br>  <br> 0 <br> $\vdots$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Connection | ANB | ANB | - AND between logical blocks (Series connection between logical blocks) |  | 1 | - | 5-10 |
|  | ORB |  | - OR between logical blocks (Series connection between logical blocks) |  |  |  |  |
|  | MPS |  | - Memory storage of operation results |  | 1 | - | 5-12 |
|  | MRD |  | - Read of operation results stored with MPS instruction |  |  |  |  |
|  | MPP |  | - Read and reset of operation results stored with MPS instruction |  |  |  |  |
|  | INV | / | - Inversion of operation result |  | 1 | - | 5-15 |
|  | MEP | 4 | - Conversion of operation result to leading edge pulse |  | 1 | - | 5-17 |
|  | MEF | $\downarrow$ | - Conversion of operation result to trailing edge pulse |  |  |  |  |
|  | EGP | Vn | - Conversion of operation result to leading edge pulse (Stored at Vn ) |  | 1 | - | 5-18 |
|  | EGF |  | - Conversion of operation result to trailing edge pulse (Stored at Vn ) |  | *1 |  |  |

*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Number of Basic Steps |
| :--- | :---: |
| High Performance model QCPU |  |
| Process CPU | 1 |
| Redundant CPU |  |
| Universal model QCPU | 2 |
| Basic model QCPU |  |

### 2.3.3 Output instructions

Table 2.5 Output Instructions

*1: The number of steps may vary depending on the device being used. See description pages of individual instructions for number of steps.
*2: The $\uparrow$ execution condition applies only when an annunciator $(F)$ is in use.

### 2.3.4 Shift instructions

Table 2.6 Shift Instructions


### 2.3.5 Master control instructions

Table 2.7 Master Control Instructions

| Category |  | Symbol |  | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ <br> 0 <br> $\stackrel{0}{\square}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master control | MC | MC | n D | - Starts master control |  | 2 | - | 5-47 |
|  | MCR | MCR n |  | - Resets master control |  | 1 |  |  |

### 2.3.6 Termination instructions

Table 2.8 Termination Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\overleftarrow{0}$ 0 $\stackrel{0}{3}$ $\stackrel{y}{*}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Termination | FEND | FEND - | - Termination of main program |  | 1 | - | 5-51 |
|  | END | END | - Termination of sequence program |  |  |  | 5-53 |

### 2.3.7 Other instructions

Table 2.9 Other Instructions

| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps | $\begin{aligned} & \stackrel{\rightharpoonup}{\otimes} \\ & 0 \\ & \stackrel{3}{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stop | STOP | STOP | - Terminates sequence operation after input condition has been met. <br> - Sequence program is executed by placing the RUN/STOP key switch back in the RUN position. | $\sqrt{\square}$ | 1 | - | 5-55 |
| Ignored | NOP | - | - Ignored (For program deletion or space) |  | 1 | - | 5-57 |
|  | NOPLF | NOPLF | - Ignored (To change pages during printouts) |  |  |  |  |
|  | PAGE | PAGE n | - Ignored (Subsequent programs will be controlled from step 0 of page n) |  |  |  |  |

### 2.4 Basic instructions

### 2.4.1 Comparison operation instructions

Table 2.10 Comparison Operation Instructions


Table 2.10 Comparison Operation Instructions (Continued)

*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of |
| :--- | :--- | :---: | :---: |
| Steps |  |  |$|$

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Section 3.8.

Table 2.10 Comparison Operation Instructions (Continued)


Table 2.10 Comparison Operation Instructions (Continued)


Table 2.10 Comparison Operation Instructions (Continued)

*2: The conditions under which character string comparisons can be made are as shown below:

- Match: All characters in the strings must match
- Larger string: If character strings are different, determines the string with the largest number of character codes. If the lengths of the character strings are different, determines the longest character string.
- Smaller string: If the character strings are different, determines the string with the smallest number of character codes.
If the lengths of the character strings are different, determines the shortest character string.

Table 2．10 Comparison Operation Instructions（Continued）


### 2.4.2 Arithmetic operation instructions

Table 2.11 Arithmetic Operation Instructions

*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of <br> Steps |
| :--- | :--- | :--- | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device:Internal device (except for file register ZR) <br> Devices whose device Nos. are multiples of 16, whose digit <br> designation is K8, and which use no indexing. <br> No limitations | 5 Note 1) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Section 3.8.
*2: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 6 Note 1) |
| Redundant CPU | Devices other than above | 4 Note 2) |
| Basic model QCPU | All devices that can be used | $4^{\text {Note 2) }}$ |
| Universal model QCPU |  | 3 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Section 3.8.
*3: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| QCPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 3 |
|  | Devices other than above | 4 Note 1) |

Note 1) The number of steps may increase due to the conditions described in Section 3.8.
*4: The number of basic steps is three for the Universal model QCPU only.

Table 2.11 Arithmetic Operation Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD 4-digit addition and subtraction operations | + <br> $B+P$ | $\mathrm{B}+$ S D <br> $-\mathrm{B}+\mathrm{P}$ S D | - $(\mathrm{D})+(\mathrm{S}) \rightarrow(\mathrm{D})$ |  | 3 | - | 6-34 |
|  | $B+$ $B+P$ | $-\mathrm{B}+$ S 1 S 2 D <br>     <br> $\mathrm{B}+\mathrm{P}$ S 1 S 2 D | - (S1)+(S2) $\rightarrow$ (D) |  | 4 | - | 6-36 |
|  | B- | $B-$ $S$ $D$ <br> $-B-P$ $S$ $D$ | - (D) - (S) $\rightarrow$ (D) |  | 3 | - | 6-34 |
|  | B- | $-\mathrm{B}-$ S 1 S 2 <br> D D  <br> $-\mathrm{B}-\mathrm{P}$ S 1 S 2 | - $(\mathrm{S} 1)-(\mathrm{S} 2) \rightarrow(\mathrm{D})$ |  | 4 | - | 6-36 |
| BCD 8-digit addition and subtraction operations | $\mathrm{DB}+$ <br> $\mathrm{DB}+\mathrm{P}$ | $\mathrm{DB}+$ S D <br>    <br> $\mathrm{DB}+\mathrm{P}$ S D | - $(\mathrm{D}+1, \mathrm{D})+(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | - | 6-38 |
|  | $D+$ <br> $D B+P$ | $\mathrm{DB}+$ S 1 S 2 D <br>     <br> $\mathrm{DB}+\mathrm{P}$ S 1 S 2 D | - $(\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{4}$ | 4 | - | 6-40 |
|  | DB- <br> DB-P | $-\mathrm{DB}-$ S D <br>    <br> $-\mathrm{DB}-\mathrm{P}$ S D | - $(\mathrm{D}+1, \mathrm{D})-(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{5}$ | 3 | - | 6-38 |
|  | DB- <br> DB-P |  | - $(\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | 4 | - | 6-40 |
| BCD 4-digit multiplication and division operations | $B^{*}$ <br> $B^{*} P$ | $\mathrm{B} *$ S 1 S 2 D | - $(\mathrm{S} 1) \times(\mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{4}$ | 4 | - | 6-42 |
|  | B/ | B/ S1 S2 D | $\begin{aligned} & \text { • }(\mathrm{S} 1) \text { / ( } \mathrm{S} 2 \text { ) } \\ & \rightarrow \text { Quotient(D), Remainder (D+1) } \end{aligned}$ |  | 4 | - |  |
| BCD 8-digit <br> multiplication <br> and <br> division <br> operations | $\mathrm{DB}^{*}$ <br> $\mathrm{DB*P}$ | $\mathrm{DB} *$ S 1 S 2 D | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ |  | 4 | - | 6-44 |
|  | DB/ | DB/ S 1 S 2 D | $\begin{aligned} \cdot & (\mathrm{S} 1+1, \mathrm{~S} 1) /(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \text { Quotient (D+1, D), } \\ & \text { Remainder (D+3, D+2) } \end{aligned}$ |  | 4 | - |  |

Table 2.11 Arithmetic Operation Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Floating decimal point data addition and subtraction operations (Single precision) | E+ | $\mathrm{E}+$ S D <br> $-\mathrm{E}+\mathrm{P}$ S D | - (D+1, D) $+(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | ${ }_{* 6}$ | 6-46 |
|  | $E+$ <br> $E+P$ | $\mathrm{E}+$ S 1 S 2 D <br> $-\mathrm{E}+\mathrm{P}$ S 1 S 2 D | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | 4 $*$ $*$ | ${ }_{* 6}$ | 6-48 |
|  | E- | $E-$ $S$ $D$ <br> $-E-P$ $S$ $D$ | - (D+1, D) - $\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | 3 | ${ }_{* 6}$ | 6-46 |
|  | E- |  | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\sqrt{\square}$ | $\begin{gathered} 4 \\ *_{5} \end{gathered}$ | ${ }_{*}$ | 6-48 |
|  | E-P | $\mathrm{E}-\mathrm{P}$ S 1 S 2 D |  |  |  |  |  |
| Floating decimal point data addition and subtraction operations (Double precision) | ED + <br> ED + P | $E D+$ $S$ $D$ <br> $-E D+P$ $S$ $D$ <br> $-E$   | $\begin{aligned} \cdot & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})+(\mathrm{S}+3, \mathrm{~S}+2, \mathrm{~S}+1, \mathrm{~S}) \\ & \rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ |  | 3 | $\bigcirc$ | 6-50 |
|  | ED+ | ED + S1 S2   <br> $-E D+P$ S1 S2 D | $\begin{aligned} \cdot & (\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1)+ \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ | $\frac{\sqrt{4}}{5}$ | 4 | - | 6-52 |
|  | ED- | $E D-$ $S$ $D$ <br> $-E D-P$ $S$ $D$ <br> $-E$   | $\begin{aligned} \cdot & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})-(\mathrm{S}+3, \mathrm{~S}+2, \mathrm{~S}+1, \mathrm{~S}) \\ & \rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ |  | 3 | $\bigcirc$ | 6-50 |
|  | ED- |  | $\begin{aligned} & \cdot(\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1)- \\ &(\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ &(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ | $\sqrt{\square}$ | 4 | - | 6-52 |
|  | ED-P |  |  | $\uparrow$ |  |  |  |
| Floating decimal point data multiplication | E* ${ }^{\text {E }}$ | $\mathrm{E}^{*}$ S 1 S 2 D <br> $-\mathrm{E}^{*} \mathrm{P}$ S 1 S 2 D | - $(\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | 3 | ${ }_{*}{ }_{6}$ | 6-54 |
| and division <br> operations <br> (Single <br> precision) | E/ | E/ S1 2 D | $\begin{aligned} \cdot & (\mathrm{S} 1+1, \mathrm{~S} 1) /(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \text { Quotient (D+1, D) } \end{aligned}$ |  | 4 | ${ }_{*}$ |  |
| Floating decimal point data | ED* ${ }^{\text {E }}$ | $\mathrm{ED} *$ S 1 S 2 D <br>     <br> $\mathrm{ED} * \mathrm{P}$ S 1 S 2 D | $\begin{aligned} \cdot & (\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1) \times \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ | $\frac{\sqrt{4}}{5}$ | 4 | $\stackrel{\text { * } 6}{ }$ | 6-56 |
| and division <br> operations <br> (Double <br> precision) | ED/ |  | $\begin{aligned} \cdot & (\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1) / \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & \text { Quotient }(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ |  | 4 |  |  |

*5: The number of basic steps is three for the Universal model QCPU only.
*6: The subset is effective only with Universal model QCPU.

Table 2.11 Arithmetic Operation Instructions (Continued)

*7: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 3 Note 1) |
| Redundant CPU | Devices other than above | $2^{\text {Note 2) }}$ |
| Basic model QCPU <br> Universal model QCPU | All devices that can be used | 2 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Section 3.8.

### 2.4.3 Data conversion instructions

Table 2.12 Data Conversion Instructions

*1: The number of basic steps is two for the Universal model QCPU only.
*2: The subset is effective only with Universal model QCPU.

Table 2.12 Data Conversion Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ <br> 0 <br> $\stackrel{\text { ¢ }}{ }$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { BIN } \\ & 16 \text {-bit } \\ & \uparrow \\ & 32 \text {-bit } \\ & \text { conversion } \end{aligned}$ | DBL <br> DBLP | DBL S D <br> -DBLP S D | $\underset{L_{4}^{(S)}}{\text { Conversion }}(\mathrm{BIN}(-32768 \text { to } 32767)$ |  | 3 | - | 6-88 |
|  | WORD | - WORD S D <br> - WORDP S D <br> $-W$   | $\xrightarrow[4]{(S+1, S)} \xrightarrow{\text { Conversion }} \text { BIN }(-32768 \text { to } 32767)$ |  | 3 | - | 6-89 |
| BIN <br> $\downarrow$ <br> Gray code conversions | GRY <br> GRYP | - GRY S D <br> - GRYP S D | Conversion to gray code <br> $(\mathrm{S}) \longrightarrow(\mathrm{D})$ <br> 4 BIN (-32768 to 32767) |  | 3 | - | 6-90 |
|  | DGRY <br> DGRYP | - DGRY S D | Conversion to gray code $\begin{gathered} \frac{(\mathrm{S}+1, \mathrm{~S})}{4} \longrightarrow(\mathrm{D}+1, \mathrm{D}) \\ \mathrm{BIN}(-2147483648 \text { to } \\ 2147483647) \end{gathered}$ |  | 3 | - |  |
| Gray code <br> $\downarrow$ | GBIN | - GBIN S D <br> - GBINP S D | Conversion to BIN data <br> $(\mathrm{S}) \longrightarrow(\mathrm{D})$ <br> Gray code (-32768 to 32767) |  | 3 | - | 6-92 |
| BIN conversions | DGBIN <br> DGBINP | DGBIN S D | Conversion to BIN data |  | 3 | - |  |
| Complement to 2 | NEG <br> NEGP | NEG D <br> - NEGP D |  | $\frac{\sqrt{4}}{5}$ | 2 | - | 6-94 |
|  | DNEG <br> DNEGP | DNEG D <br> - DNEGP D | $(\overline{\mathrm{D}+1, \mathrm{D})} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 2 | - |  |
|  | ENEG <br> ENEGP | ENEG D <br> - ENEGP D | $(\overline{\mathrm{D}+1, \mathrm{D})} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 2 | - | 6-96 |
|  | EDNEG <br> EDNEGP | EDNEG D <br> EDNEGP D | $\underset{\text { Real number data }}{(\bar{D}+3, D+2, D+1, D)}(D+3, D+2, D+1, D)$ |  | 3 | - | 6-97 |
| Block | BKBCD | BKBCD S D n <br>     <br> BKBCDP S D n | - Batch converts BIN data $n$ points from (S) to BCD data and stores the result from (D) onward. |  | 4 | - | 6-98 |
| conversion | BKBIN | BKBIN S D n | - Batch converts BCD data $n$ points from (S) to BIN data and stores the result from (D) onward. | $\sqrt{\square}$ | 4 | - | 6-100 |
|  | BKBINP | BKBINP S D n |  |  |  |  |  |
| Floating-point Single precision $\downarrow$ Double precision | ECON | - ECON <br> S | Conversion to double precision $(\mathrm{S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ |  | 3 | - | 6-102 |
| Floating-point <br> Double precision <br> $\downarrow$ <br> Single precision | EDCON | EDCON S D | Conversion to single precision $(S+3, S+2, S+1, S) \quad(D+1, D)$ |  | 3 | - | 6-104 |

### 2.4.4 Data transfer instructions

Table 2.13 Data Transfer Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ 0 $\stackrel{0}{3}$ $\stackrel{1}{2}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16-bit data transfer | MOV | MOV S D <br> MOVP S D   | $\cdot(\mathrm{S}) \longrightarrow$ (D) |  | *4 | - |  |
| 32-bit data transfer | DMOV | DMOV <br> SD $\|$DMOVP S D | $\cdot(\mathrm{S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *2 | - |  |
| Floating <br> decimal <br> point data <br> transfer <br> (Single <br> precision) | EMOV | EMOV $S$ $D$ |  |  | *2 | *3 | 6-108 |
| Floating decimal point data transfer (Double precision) | EDMOV EDMOVP | EDMOV <br>  | $(S+3, S+2, S+1, S) \rightarrow(D+3, D+2, D+1, D)$ |  | 2 | *3 | 6-110 |
| Character string data transfer | \$MOV <br> \$MOVP | \$MOV <br>  <br> S <br> DMOVP | - Transfers character string designated by $(\mathrm{S})$ to device designated by (D) onward. |  | 3 | - | 6-112 |
| 16-bit data negation transfer | CML <br> CMLP | CML S D <br> -CMLP S D | $\cdot(\overline{\mathrm{S}}) \longrightarrow(\mathrm{D})$ |  | *1 | - |  |
| 32-bit data negation transfer | DCML <br> DCMLP | DCML <br> S$\mathrm{D} \|$DCMLP S | $\cdot \overline{(S+1, S)}$ ( $\mathrm{D}+1, \mathrm{D})$ |  | *2 | - |  |
| Block <br> transfer | BMOV |  |  |  | 4 | - | 6-117 |
| Identical 16- <br> bit data block transfers | FMOV <br> FMOVP | - FMOV <br> SI |  |  | 4 | - |  |
| Identical 32- <br> bit data block transfers | DFMOV DFMOVP | DFMOV S D n <br> DFMOVP <br> S <br> D $n$ |  |  | 4 | - |  |
| 16-bit data exchange | XCH XCHP | XCH $\mathrm{D} 1 \mid \mathrm{D} 2$ <br> XCHP D 1 <br> D 2  | $\cdot(\mathrm{D} 1) \longleftrightarrow(\mathrm{D} 2)$ |  | 3 | - |  |
| 32-bit data exchange | DXCH <br> DXCHP | -DXCH D 1 <br> D 2  <br> -DXCHP D 1 | $\cdot(\mathrm{D} 1+1, \mathrm{D} 1) \longleftrightarrow(\mathrm{D} 2+1, \mathrm{D} 2)$ |  | 3 | - |  |

Table 2.13 Data Transfer Instructions (Continued)

*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| QCPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K4, and which use no indexing. <br> - Constant: No limitations | 2 |
|  | Devices other than above | $3^{\text {Note 1) }}$ |

Note 1) The number of steps may increase due to the conditions described in Section 3.8.
*2: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is $K 8$, and which use no indexing. <br> - Constant: No limitations | 3 |
|  | Devices other than above | 3 Note 1) |
| Basic model QCPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K 8 , and which use no indexing. <br> - Constant: No limitations <br> (The number of steps is 3 when the above device + constant are used.) | 2 |
|  | Devices other than above | 3 Note 1) |
| Universal model QCPU | All devices that can be used | $2^{\text {Note 1) }}$ |

Note 1) The number of steps may increase due to the conditions described in Section 3.8.
*3: The subset is effective only with QCPU.
*4: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| QCPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16 , whose digit designation is $K 4$, and which use no indexing. <br> - Constant: No limitations | 2 |
|  | Devices other than above | $3^{\text {Note 1) }}$ |

Note 1) The number of steps may increase due to the conditions described in Section 3.8.

### 2.4.5 Program branch instructions

Table 2.14 Program Branch Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ $\stackrel{0}{3}$ $\stackrel{\text { d }}{ }$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jump | CJ | $-\mathrm{CJ} \quad \mathrm{Pn} \mid$ | - Jumps to Pn when input conditions are met. |  | 2 | $\bigcirc$ | 6-129 |
|  | SCJ | SCJ Pn | - Jumps to Pn from the scan after the meeting of input condition. |  | 2 | $\bigcirc$ |  |
|  | JMP | JMP Pn | - Jumps unconditionally to Pn. |  | 2 | ) |  |
|  | GOEND | GOEND | - Jumps to END instruction when input condition is met. |  | 1 | - | 6-132 |

### 2.4.6 Program execution control instructions

Table 2.15 Program Execution Control Instructions

| Category |  | Symbol | Processing Details | Execution Condition | 0 <br> 0 <br> 00 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br>  <br> 0 <br>  | $\stackrel{\rightharpoonup}{0}$ $\stackrel{0}{3}$ $\stackrel{\text { ¢ }}{ }$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Disable interrupts | DI | DI | - Prohibits the running of an interrupt program. |  | 1 | - | 6-133 |
| Enable interrupts | El | El | - Resets interrupt program execution prohibition. |  | 1 | - |  |
| Interrupt disable/ enable setting | IMASK | $\begin{array}{l\|l\|} \hline \text { IMASK } & S \\ \hline \end{array}$ | - Inhibits or permits interrupts for each interrupt program. |  | 2 | - |  |
| Return | IRET | IRET | - Returns to sequence program from an interrupt program. |  | 1 | - | 6-139 |

### 2.4.7 I/O refresh instructions

Table 2.16 I/O Refresh Instructions


### 2.4.8 Other convenient instructions

Table 2.17 Other convenient instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ 0 $\stackrel{\rightharpoonup}{3}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | UDCNT1 | UDCNT1 S D n |  | $\sqrt{\square}$ | 4 | - | 6-143 |
| counter | UDCNT2 | UDCNT2 S D n |  <br>  <br> Present Cn value1 1 2 13 4 5 4 3 12 1 0 -1 Cn contact $\qquad$$\qquad$ |  | 4 | - | 6-146 |
| Teaching timer | TTMR | TTMR D n | - (Time that TTMR is $\mathrm{n}=0: 1, \mathrm{n}=1: 10 \mathrm{n}, \mathrm{n}=2: 100$ | $\sqrt{\square}$ | 3 | - | 6-149 |
| Special <br> timer | STMR | STMR S n D | - The 4 points from the bit device designated by (D) operate as shown below, depending on the ON/OFF status of the input conditions for the STMR instruction: <br> (D)+0: Off delay timer output <br> (D)+1: One shot after off timer output <br> (D)+2: One shot after on timer output <br> (D)+3: On delay and off delay timer output |  | 3 | - | 6-151 |
| Shortest direction control | ROTC | $-$ROTC S n1 n2 D | - Rotates a rotary table with n 1 divisions from the stop position to the position designated by $(\mathrm{S}+1)$ in the shortest direction. | $\sqrt{\square}$ | 5 | - | 6-154 |
| Ramp signal | RAMP | RAMP n 1 n 2 D 1 n 3 D 2 | - Changes device data designated by D1 from n1 to n 2 in n 3 scans. |  | 6 | - | 6-157 |
| Pulse density | SPD | SPD S n D | - Counts the pulse input from the device designated by ( S ) for the duration of time designated by $n$, and stores the count in the device designated by (D). |  | 4 | - | 6-160 |
| Pulse output | PLSY | PLSY n 1 n 2 D | - (n1) Hz $\longrightarrow$ (D) <br> Output n2 times | $\sqrt{\square}$ | 4 | - | 6-162 |
| Pulse <br> width <br> modulation | PWM | PWM n 1 n 2 D |  | $\sqrt{\square}$ | 4 | - | 6-164 |
| Matrix <br> input | MTR | MTR S D1 D2 n | - Reads data of 16 points $\times \mathrm{n}$ rows from the devices starting from the one specified by (S), and stores them to the devices starting from the one specified by (D2). | $\sqrt{\square}$ | 5 | - | 6-166 |

### 2.5 Application Instructions

### 2.5.1 Logical operation instructions

Table 2.18 Logical Operation Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical product | WAND | $\begin{array}{\|l\|l\|l\|} \hline \text { WANDP } & \mathrm{S} & \mathrm{D} \\ \hline \end{array}$ | $\cdot(\mathrm{D}) \wedge(\mathrm{S}) \rightarrow(\mathrm{D})$ |  | 3 | $\bigcirc$ | 7-3 |
|  | WAND | - WAND $^{\text {W }}$ S1 $\mathrm{S}_{2}$ <br> D <br> - WANDP <br> S1 <br> S2 | $(\mathrm{S} 1) \wedge(\mathrm{S} 2) \rightarrow(\mathrm{D})$ |  | $\begin{gathered} 4 \\ *_{1} \end{gathered}$ | - | 7-6 |
|  | DAND <br> DANDP | DAND $S$ $D$ <br>  DANDP $S$ <br>  $D$  | $\cdot(\mathrm{D}+1, \mathrm{D}) \wedge(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *2 | - | 7-3 |
|  | DAND | DAND S 1 S 2 <br> D   | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *3 | - | 7-6 |
|  | BKAND <br> BKANDP |  |  |  | 5 | - | 7-9 |
|  | WOR | WOR S D <br> - WORP S D | - (D) $\vee$ (S) $\rightarrow$ (D) | $\frac{\sqrt{4}}{5}$ | 3 | - | 7-11 |
|  | WOR | - WOR <br> S1 <br> S2 <br> WORP <br> W1 | $\cdot(\mathrm{S} 1) \vee(\mathrm{S} 2) \rightarrow$ (D) | $\frac{\sqrt{\square}}{5}$ | $\begin{gathered} 4 \\ *_{1} \end{gathered}$ | $\bigcirc$ | 7-14 |
| Logical <br> sum | DOR | DOR S D <br> - DORP S D | $\cdot(\mathrm{D}+1, \mathrm{D}) \vee(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{\frac{5}{4}}$ | *2 | - | 7-11 |
|  | $\begin{array}{\|l\|} \hline \text { DOR } \\ \hline \text { DORP } \end{array}$ | DOR S1 S2 | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1) \vee(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | *3 | - | 7-14 |
|  | BKOR <br> BKORP | - BKOR <br> S1 <br> S2 2 |  |  | 5 | - | 7-17 |
| Exclusive OR | WXOR | WXOR S D <br> - WXORP S D | - (D) $\forall$ (S) $\rightarrow$ (D) | $\frac{\sqrt{4}}{\frac{5}{5}}$ | 3 | $\bigcirc$ | 7-19 |
|  | WXOR | WXOR S1 <br> S2 D <br> - WXORP S1 <br> S2 D | $\cdot(\mathrm{S} 1) \forall(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | $\frac{\sqrt{4}}{\sqrt{4}}$ | $\begin{gathered} 4 \\ * 1 \end{gathered}$ | - | 7-22 |
|  | DXOR <br> DXORP | DXOR S D <br> DXORP S D | $\cdot(\mathrm{D}+1, \mathrm{D}) \forall(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | *2 | $\bigcirc$ | 7-19 |

Table 2.18 Logical Operation Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  | $\begin{array}{r} \stackrel{\rightharpoonup}{\omega} \\ \stackrel{0}{0} \\ \stackrel{\rightharpoonup}{\omega} \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Exclusive OR | DXOR <br> DXORP | DXOR S 1 S 2 <br>  D  | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1) \forall(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *3 | - | 7-22 |
|  | BKXOR <br> BKXORP | BKXOR <br> S1 <br> S2 |  |  | 5 | - | 7-25 |
| NON exclusive logical sum | WXNR | WXNR S D <br> - WXNRP S D | . $\overline{\mathrm{D}) \forall(\mathrm{S})} \rightarrow$ ( D$)$ |  | 3 | - | 7-27 |
|  | WXNR |  | $\overline{(\mathrm{S} 1) \forall(\mathrm{S} 2)} \rightarrow(\mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | $\begin{aligned} & 4 \\ & { }^{4} 1 \end{aligned}$ | - | 7-30 |
|  | DXNR <br> DXNRP | DXNR S D <br> - DXNRP S D | $\overline{(\mathrm{D}+1, \mathrm{D}) \forall(\mathrm{S}+1, \mathrm{~S})} \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{5}$ | *2 | - | 7-27 |
|  | DXNR <br> DXNRP | DXNR S1 2 2 D <br> - DXNRP S1 S2 D | $\cdot \overline{(S 1+1, S 1) \forall(S 2+1, S 2)} \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *3 | $\bigcirc$ | 7-30 |
|  | BKXNR <br> BKXNRP | - BKXNR S1 S D n <br>      <br> - BKXNRP S1 S2 D n |  |  | 5 | - | 7-33 |

*1: The number of basic steps is three for the Universal model QCPU only.
*2: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of |
| :--- | :--- | :---: | :---: |
| Steps |  |  |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Section 3.8.
*3: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of <br> Steps |
| :--- | :--- | :--- | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> Devices whose device Nos. are multiples of 16, whose digit <br> designation is K8, and which use no indexing. <br> No limitations | 6 Note 1) |
|  |  |  |
|  | All devices that can be used | 4 Note 2) |
| Universal model QCPU |  | 4 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Section 3.8.

### 2.5.2 Rotation instructions

Table 2.19 Rotation Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ 0 $\stackrel{\sim}{3}$ $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Right <br> rotation | ROR | ROR <br>  D n <br> RORP | (D) <br> b0 <br> SM700 <br> 4 <br> Right rotation by n bits Carry flag |  | 3 | - | 7-35 |
|  | RCR <br> RCRP | RCR <br>  D n <br> RCRP | b15 <br> (D) <br> b0 <br> SM700 <br> 4 <br> Right rotation by n bits Carry flag |  | 3 | O |  |
| Left rotation | ROL <br> ROLP | ROL D n |  |  | 3 | O | 7-38 |
|  | RCL <br> RCLP | RCL D n |  |  | 3 | O |  |
| Right rotation | DROR <br> DRORP | -DROR D n <br> - DRORP <br> D |  |  | 3 | O | 7-41 |
|  | DRCR | DRCR D n | Right rotation by n bits Carry flag |  | 3 | - |  |
| Left rotation | DROL | DROL D n |  |  | 3 | - | 7-44 |
|  | DRCL <br> DRCLP | DRCL D n |  |  | 3 | - |  |

### 2.5.3 Shift instructions

Table 2.20 Shift Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\stackrel{\rightharpoonup}{\otimes}$ $\stackrel{0}{3}$ $\stackrel{\text { ® }}{ }$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n-bit shift of 16 -bit data | SFR <br> SFRP | - SFR D n |  |  | 3 | - |  |
|  | SFL <br> SFLP | SFL D n  <br>     <br> SFLP D n  |  |  | 3 | $\bigcirc$ |  |
| 1-bit shift of $n$-bit data | BSFR | BSFR D nBSFRP D n |  |  | 3 | - | -49 |
|  | BSFL | BSFL D nBSFLP D n |  | $\frac{\sqrt{4}}{5}$ | 3 | - |  |
| n-bit shift of $n$-bit data | SFTBR <br> SFTBRP | - SFTBR <br> S\| |  |  | 4 | - | 7-51 |
|  | SFTBL <br> SFTBLP | -SFTBL D n 1 n 2-SFTBLP D n 1 n 2 |  |  | 4 | - |  |
| 1-word shift of n-words data | DSFR <br> DSFRP | DSFR <br> D |  |  | 3 | O | 7-54 |
|  | DSFL <br> DSFLP | DSFL D nDSFLP D n |  |  | 3 | - |  |
| n-words shift of n-words data | SFTWR <br> SFTWRP | -SFTWR D n 1 n 2 <br> - SFTWRP <br> S |  |  | 4 | - | 7-56 |
|  | SFTWL <br> SFTWLP | SFTWL D n 1 n 2 <br> - SFTWLP |  |  | 4 | - |  |

### 2.5.4 Bit processing instructions

Table 2.21 Bit Processing Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit set/reset | BSET | BSET D n |  |  | 3 | - | 7-59 |
|  | BRST <br> BRSTP | - BRST <br>  |  |  | 3 | - |  |
| Bit tests | TEST <br> TESTP |  |  |  | 4 | - | 7-61 |
|  | DTEST <br> DTESTP | - DTEST <br> S1 $1 \mathrm{~S}_{2}$ <br> D |  |  | 4 | - |  |
| Batch reset of bit devices | BKRST <br> BKRSTP |  | (D) |  | 3 | - | 7-64 |

### 2.5.5 Data processing instructions

Table 2.22 Data Processing Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data searches | SER | SER S1 S2 D n |  |  | 5 | - | 7-66 |
|  | DSER <br> DSERP | DSER <br> S1 <br> S2 |  |  | 5 | - |  |
| Bit checks | SUM <br> SUMP | SUM S <br> D  <br> SUMP S | (D): Number of 1s |  | 3 | - | 7-69 |
|  | DSUM <br> DSUMP | DSUM S D <br> - DSUMP S D | $(S+1)(S)$ <br> $\rightarrow$ (D): Number of 1s |  | 3 | $\bigcirc$ |  |
| Decode | DECO <br> DECOP | DECO S D n <br> - DECOP S D n | Decode from 8 to 256 |  | 4 | - | 7-71 |
| Encode | ENCO | ENCO S D n <br>     <br> ENCOP S D n | Decode from 256 to 8 <br> (S) |  | 4 | - | 7-73 |
| $\begin{aligned} & \hline \text { 7-seg- } \\ & \text { ment } \\ & \text { decode } \end{aligned}$ | SEG <br> SEGP | SEG S D <br> SEGP S D | $(\mathrm{S}) \stackrel{\text { b3tob0 }}{\square} \square_{7 S E G}(\mathrm{D}) \square$ |  | 3 | $\bigcirc$ | 7-75 |

Table 2.22 Data Processing Instructions (Continued)


Table 2.22 Data Processing Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ $\stackrel{0}{3}$ $\stackrel{y}{*}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sort | SORT | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \text { SORT } & \mathrm{S} 1 & \mathrm{n} & \mathrm{~S} 2 & \mathrm{D} 1 & \mathrm{D} 2 \\ \hline \end{array}$ <br> -S2: Number of comparisons to be made during a single run <br> D1: Device to be turned ON at the completion of sort <br> D2: For system use | - Sorts data of $n$ points from device designated by ( S 1 ) in 16-bit units. ( $\mathrm{n} \times(\mathrm{n}-1) / 2$ scans required) |  | 6 | - | 7-95 |
|  | DSORT | S2: Number of comparisons to be made during a single run <br> D1: Device to be turned ON at the completion of sort <br> D2: For system use | - Sorts data of $2 n$ points from device designated by (S1) in 32-bit units. ( $\mathrm{n} \times(\mathrm{n}-1) / 2$ scans required) |  |  |  |  |
| Total value calculations | WSUM |  | - Adds 16 bit BIN data of $n$ points from the device specified by (S), and stores it in the device specified by (D). | $\square$ | 4 | - | 7-99 |
|  | WSUMP | WSUMP S ( D ( $\mathrm{n}-1$ |  | $\uparrow$ |  |  |  |
|  | DWSUM | DWSUM S D n | - Adds 32 bit BIN data of $n$ points from the device specified by (S), and stores it in the device specified by (D). | $\square$ |  |  | 7-101 |
|  | DWSUMP | DWSUMP S D n |  | $\uparrow$ |  |  |  |
| Calculation of averages | MEAN | MEAN S D n | - Calculates the mean of n-point devices (in 16-bit units) starting from the device specified by (S), and then stores the result into the device specified by (D). | $\square$ | 4 | - | 7-103 |
|  | MEANP | MEANP S D n |  | $\digamma$ |  |  |  |
|  | DMEAN | DMEAN S D n | - Calculates the mean of n-point devices (in 32-bit units) starting from the device specified by (S), and then stores the result into the device specified by (D). | $\boxed{\square}$ |  |  |  |
|  | DMEANP |  |  | $5$ |  |  |  |

### 2.5.6 Structure creation instructions

Table 2.23 Structure Creation Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\stackrel{\rightharpoonup}{0}$ 0 $\stackrel{0}{3}$ ¢ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of repeats | FOR NEXT | $\square$ <br> FOR $\quad \mathrm{n}$ <br> NEXT | - Executes n times between the FOR and $\square$ NEXT. |  | 2 1 | - | 7-105 |
|  | BREAK | BREAK <br> $\mathrm{D} \mid \mathrm{Pn}$ <br> BREAKP | - Forcibly ends the execution of the $\square$ to NEXT cycle and jumps pointer Pn. |  | 3 | - | 7-108 |
| Subroutine program calls | CALL <br> CALLP | - CALL $\mathrm{Pn}-\mid$ <br> - CALL $\quad \mathrm{Pn}\|\mathrm{S} 1 \sim \mathrm{Sn}-\|$ <br> -CALLP <br> -Pn <br> CALLP | - Executes subroutine program Pn when input condition is met. ( S 1 to Sn are arguments sent to subroutine program. $\mathrm{n} \leqq 5)$ |  <br> $\uparrow$ | $\begin{aligned} & * 1 \\ & 2 \\ & + \\ & \text { n } \end{aligned}$ | *3 | 7-110 |
|  | RET | $\square$ RET | - Returns from subroutine program |  | 1 | - | 7-115 |
|  | FCALL <br> FCALLP | - FCALL Pn <br> - FCALL Pn S1~Sn <br> - FCALLP Pn <br> - FCALLP | - Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. $\mathrm{n} \leqq 5$ ) |  | $\begin{aligned} & * 1 \\ & 2 \\ & + \\ & \mathrm{n} \end{aligned}$ | - | 7-116 |
|  | ECALL | - ECALL <br> ECALL $*$ Pn <br> *: File name | - Executes subroutine program Pn from within designated program name when input condition is met. ( S 1 to Sn are arguments sent to subroutine program.$n \leqq 5)$ | $\square$ | $\begin{aligned} & \text { *2 } \\ & 3 \\ & + \\ & \text { n } \end{aligned}$ | - | 7-120 |
|  | ECALLP |  |  |  |  |  |  |

*1: n indicates number of arguments for subroutine program.
*2: $n$ indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).
*3: The subset is effective only with the Universal model QCPU.

Table 2.23 Structure Creation Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ <br> 0 <br> $\stackrel{3}{3}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subroutine program calls | EFCALL | * :File name | - Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. $\mathrm{N} \leqq 5$ ) | $\square$ | $* 2$3+$n$ | - | 7-125 |
|  | EFCALLP | $\quad-\mathrm{EFCALLP}$ <br> * <br> EFCALLP $*$ Pn S1toSn <br> * :File name |  |  |  |  |  |
|  | XCALL | - XCALL Pn S1~Sn | - Executes subroutine program Pn when input condition is met. <br> - Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. $\mathrm{N} \leqq 5$ ) | $\square$ | $* 1$ 2 + n | - | 7-129 |
| Select refresh | COM | $\downarrow \mathrm{COM}$ | - Performs auto refresh of intelligent function modules, link refresh, auto refresh of CPU shared memory, and communications with peripherals. |  | 1 | - | 7-134 |
|  | CCOM | CCOM | - Performs auto refresh of intelligent function modules, auto refresh of CPU shared memory, and communications with peripherals after the input conditions are met. | $\checkmark$ | 1 | - | 7-141 |
|  | COM | CCOMP |  |  | 1 | - | 7-137 |
| Fixed indexing | IX | Device indexing ladder <br> IXEND | - Perform indexing for individual devices used in device indexing ladder. |  | 2 | - | 7-144 |
|  | IXEND |  |  |  | 1 | - |  |
|  | IXDEV | IXDEV | - Stores indexing value used for indexing performed between the IX and IXEND to the device designated by D or later. |  | 1 | - | 7-148 |
|  | IXSET | Designates indexing value. |  |  | 3 | - |  |

*1: n indicates number of arguments for subroutine program.
*2: n indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).

### 2.5.7 Data table operation instructions

Table 2.24 Data table Operation Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\stackrel{\rightharpoonup}{0}$ $\stackrel{\rightharpoonup}{3}$ $\stackrel{\rightharpoonup}{\text { a }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data table processing | FIFW <br> FIFWP | - FIFW <br> $\|$D <br> - FIFWP | (S) |  | 3 | - | 7-151 |
|  | FIFR <br> FIFRP | FIFR <br>  |  |  | 3 | - | 7-153 |
|  | FPOP |  | (S) |  | 3 | - | 7-155 |
|  | FDEL <br> FDELP |  |  |  | 4 | - | 7-157 |
|  | FINS | FINS S D n |  |  | 4 | - |  |

### 2.5.8 Buffer memory access instructions

Table 2.25 Buffer Memory Access Instructions

| Category |  | Symbol |  |  | Processing Details | Execution <br> Condition |  | $\stackrel{\rightharpoonup}{0}$ <br> 0 <br> $\stackrel{0}{=}$ | ㄷ <br> 흔 <br> 0 <br> 0 <br> 0 <br> 0 <br> $\vdots$ <br> 0 <br>  <br> 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data read | FROM | FROM | n1 n2 | D $\mathrm{n} 3-1$ | - Reads data in 16-bit units from an intelligent function module. | $\square$ | 5 | - | 7-160 |
|  | FROMP | FROMP | $\mathrm{n} 1 \mathrm{n} 2 \mid$ | D $\mathrm{n} 3-1$ |  | 千 |  |  |  |
|  | DFRO | - DFRO | n 1 n 2 | D n 3 - | - Reads data in 32-bit units from an intelligent function module. | $\square$ | 5 | - |  |
|  | DFROP | DFROP | n 1 n 2 | D n 3 - |  | $\uparrow$ |  |  |  |
| Data write | TO | TO | n 1 n 2 | $\mathrm{S} \mid \mathrm{n} 3-1$ | - Writes data in 16 -bit units to an intelligent function module. | $\square$ | 5 | - | 7-163 |
|  | TOP | TOP | $\mathrm{n} 1 \mathrm{n} 2 \mid$ | S n3-1 |  | $\uparrow$ |  |  |  |
|  | DTO | - DTO | n 1 n 2 | S $\mathrm{n} 3-1$ | - Writes data in 32-bit units to an intelligent function module. | $\square$ | 5 | - |  |
|  | DTOP | DTOP n 1 n 2 S n 3 |  |  |  | 5 |  |  |  |

### 2.5.9 Display instructions

Table 2.26 Display Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCII <br> print | PR | * When SM701 is OFF <br> PR $S$ $D$ | - Outputs ASCII code of 8 points (16 characters) from device designated by (S) to output module. |  | 3 | - | 7-166 |
|  | PR | * When SM701 is ONPR S D | - Outputs ASCII code from device designated by $(\mathrm{S})$ to 00 H to output module. |  |  |  |  |
|  | PRC | $\begin{array}{\|l\|l\|l\|} \hline \text { PRC } & S & D \\ \hline \end{array}$ | - Converts comments from device designated by (S) to ASCII code and outputs to output module. |  |  |  | 7-169 |
| Reset | LEDR | LEDR | - Resets annunciator and LED indicator display. | $\uparrow$ | 1 | - | 7-172 |

### 2.5.10 Debugging and failure diagnosis instructions

Table 2.27 Debugging and Failure Diagnosis Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition | 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 4 <br> 0 <br>  <br> 0 <br> $\frac{0}{5}$ <br> $Z$ | ¢ 0 $\stackrel{0}{3}$ ¢ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Checks | CHKST | CHKST | - The CHK instruction is executed when CHKST is executable. <br> - Jumps to the step following the CHK instruction when CHKST is in a non-executable status. |  | 1 | - | 7-175 |
|  | CHK |  | - During normal conditions $\rightarrow$ SM80 : OFF, $\text { SD80 : } 0$ <br> - During abnormal conditions $\rightarrow$ SM80 : ON, SD80 : Failure No. |  |  |  |  |
|  | CHKCIR | CHKCIR | - Starts update in ladder pattern being checked by the CHK instruction. |  | 1 | - | 7-179 |
|  | CHKEND | CHKEND | - Ends update in ladder pattern being checked by the CHK instruction. |  |  |  |  |

### 2.5.11 Character string processing instructions

Table 2.28 Character String Processing Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | \# 0 0 $\stackrel{0}{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN <br> $\downarrow$ <br> Decimal <br> ASCII | BINDA <br> BINDAP | BINDA <br>  | - Converts 1-word BIN value designated by (S) to a 5-digit, decimal ASCII value, and stores it at the word device designated by (D). |  | 3 | - | 7-183 |
|  | DBINDA | - DBINDA <br> S | - Converts 2-word BIN value designated by (S) to a 10-digit, decimal ASCII value, and stores it at word devices following the word device number designated by (D). |  | 3 | - |  |
| BIN <br> Hexadecimal <br> ASCII | BINHA BINHAP | -BINHA S D <br> - BINHAP | - Converts 1-word BIN value designated by (S) to a 4-digit, hexadecimal ASCII value, and stores it at a word device following the word device number designated by (D). |  | 3 | - | 7-186 |
|  | DBINHA | DBINHA S D  <br>     <br> DBINHAP S D  | - Converts 2-word BIN value designated by (S) to an 8-digit, hexadecimal ASCII value, and stores it at word devices following the word device number designated by (D). |  | 3 | - |  |
| BCD <br> Decimal <br> ASCII | BCDDA <br> BCDDAP | BCDDA S D | - Converts 1-word BCD value designated by (S) to a 4-digit, decimal ASCII value, and stores it at a word device following the word device number designated by (D). |  | 3 | - | 7-189 |
|  | DBCDDA <br> DBCDDAP | - DBCDDA <br> S | - Converts 2-word BCD value designated by (S) to an 8-digit, decimal ASCII value, and stores it at word devices following the word device number designated by (D). |  | 3 | - |  |
| Decimal <br> ASCII <br> $\downarrow$ <br> BIN | DABIN <br> DABINP | - DABIN <br> \| | - Converts a 5-digit, decimal ASCII value designated by (S) to a 1-word BIN value, and stores it at a word device number designated by (D). |  | 3 | - | 7-192 |
|  | DDABIN <br> DDABINP | - DDABIN <br> S | - Converts a 10-digit, decimal ASCII value designated by (S) to a 2-word BIN value, and stores it at a word device number designated by (D). |  | 3 | - |  |
| Hexadecimal ASCII | HABIN <br> HABINP | -HABIN S D <br> -HABINP | - Converts a 4-digit, hexadecimal ASCII value designated by (S) to a 1-word BIN value, and stores it at a word device number designated by (D). |  | 3 | - | 7-195 |
| BIN | DHABIN | DHABIN S D | - Converts an 8-digit, hexadecimal ASCII designated by (S) value to a 2-word BIN value, and stores it at a word device number designated by (D). |  | 3 | - |  |

Table 2.28 Character String Processing Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Decimal <br> ASCII | DABCD <br> DABCDP | DABCD S D | - Converts a 4-digit, decimal ASCII value designated by $(\mathrm{S})$ to a 1-word BCD value, and stores it at a word device number designated by (D). |  | 3 | - | 7-198 |
| BCD | DDABCD <br> DDABCDP | DDABCD S D <br>    <br> DDABCDP S D | - Converts a 8-digit decimal ASCII value designated by (S) to a 2-word BCD value, and stores it at the word device number designated by (D). |  | 3 | - |  |
| Device comment read operation | COMRD | COMRD S D | - Stores comment from device designated by (S) at a device designated by (D). |  | 3 | - | 7-201 |
| Character string length detection | LEN <br> LENP | - LEN S D | - Stores data length (number of characters) in character string designated by (S) at a device designated by (D). |  | 3 | - | 7-204 |
| BIN | STR <br> STRP | STR S1 S2 D | - Converts a 1-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1) and stores them at a device designated by (D). |  | 4 | - | 7-206 |
| Decimal character string | DSTR <br> DSTRP |  | - Converts a 2-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1) and stores them at a device designated by (D). |  | 4 | - |  |
| Decimal character string | VAL <br> VALP | - VAL        <br> $\mathrm{S} \mid$      D 1 D 2 <br> -VALP        | - Converts a character string including decimal point designated by (S) to a 1-word BIN value and the number of decimal fraction digits, and stores them into devices designated by (D1) and (D2). |  | 4 | - | 7-212 |
| $\downarrow$ BIN | DVAL <br> DVALP |  | - Converts a character string including decimal point designated by (S) to a 2-word BIN value and the number of decimal fraction digits, and stores them into devices designated by (D1) and (D2). |  | 4 | - |  |
| Floating decimal point $\downarrow$ <br> Character string | ESTR <br> ESTRP | ESTR S1 S2 D | - Converts the 32-bit floating decimal point data designated by ( S ) to a character string, and stores it in devices designated by (D). |  | 4 | - | 7-217 |
| Character <br> string <br> $\downarrow$ <br> Floating <br> decimal point | EVAL EVALP | - EVAL <br> S D <br> EVALP | - Converts the character string designated by (S) to a 32-bit floating decimal point data, and stores it in devices designated by (D). |  | 3 | - | 7-224 |

Table 2.28 Character String Processing Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  | 艹 0 $\stackrel{0}{3}$ ¢ | 들 <br> 은 <br> 0 <br> 0 <br> 0 <br> $\vdots$ <br> $\vdots$ <br>  <br>  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hexadecimal <br> BIN <br> $\downarrow$ <br> ASCII | ASC <br> ASCP | ASC S D n <br>     <br> ASCP S D n | - Converts the 1-word BIN value at the device numbers designated by $(\mathrm{S})$ to hexadecimal ASCII, and stores $n$ characters of them at the device numbers designated by ( $D$ ) and after. |  | 4 | - | 7-228 |
| ASCII <br> Hexadecimal <br> BIN | HEX HEXP | HEX S D n | - Converts $n$ hexadecimal ASCII characters of the device numbers designated by (S) and after to BIN values, and stores them at the device numbers designated by (D). |  | 4 | - | 7-230 |
| Character <br> string | RIGHT <br> RIGHTP <br> LEFT <br> LEFTP | RIGHT S D n | - Stores n characters from the beginning of a character string designated by (S) at the device designated by (D). |  | 4 | - | 7-232 |
|  | MIDR <br> MIDRP | -MIDR S1 D S 2 <br> - MIDRP | - Stores the designated number of characters in the character string designated by (S1) from the position designated by (S2) at the device designated by (D). |  | 4 | - | 7-235 |
|  | MIDW <br> MIDWP | MIDW S1 D S 2 | - Stores the character string of (S1) in the specified number to the character string of (D) at the position specified by (S2). |  |  |  |  |
|  | INSTR <br> INSTRP | INSTR S1 S2 D n | - Searches character string (S1) from the nth character of character string (S2), and stores matched positions at (D). |  | 5 | - | 7-239 |
|  | STRINS <br> STRINSP | STRINS S D n <br>     <br> STRINSP S D n | - Inserts the character string data specified by (S) to the (n)th character (insert position) from the initial character string data specified by (D). |  | 4 | - | 7-241 |
|  | STRDEL <br> STRDELP | STRDEL D n 1 n 2 | - Deletes the ( n 2 ) characters data specified by (D) starting from the device(insert position) specified by n 1 . | $\frac{\square}{5}$ | 4 | - | 7-243 |
| Floating decimal point $\downarrow$ BCD | EMOD <br> EMODP | EMOD S1 S2 D | - Converts 32-bit floating decimal point data (S1) to BCD data with number of decimal fraction digits designated by (S2) , and stores at device designated by (D). |  | 4 | - | 7-245 |
| $B C D$ <br> $\downarrow$ <br> Floating decimal point | EREXP EREXPP | EREXP S1 S2 D | - Converts BCD data (S1) to 32-bit floating decimal point data with the number of decimal fraction digits designated by (S2), and stores at device designated by (D). |  | 4 | - | 7-248 |

### 2.5.12 Special function instructions

Table 2.29 Special Function Instructions


Table 2.29 Special Function Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | \# 0 $\stackrel{0}{3}$ $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Angles <br> 〔 <br> Radians <br> conversion | RAD <br> RADP | RAD S D <br> -RADP S D | $\cdot(S+1, S) \longrightarrow(D+1, D)$ Conversion from angles to radians |  | 3 | - | 7-275 |
|  | RADD <br> RADDP | - RADD S D <br> -RADDP S D | $(\mathrm{S}+3, \mathrm{~S}+2, \mathrm{~S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ <br> Conversion from angle to radian |  | 3 | - | 7-277 |
|  | DEG | DEG S D <br> - DEGP S D | - $(\mathrm{S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ Conversion from radians to angles |  | 3 | - | 7-279 |
|  | DEGD <br> DEGDP | -DEGD S D <br> - DEGDP S D | $(S+3, S+2, S+1, S) \rightarrow(D+3, D+2, D+1, D)$ <br> Conversion from radian to angle |  | 3 | - | 7-281 |
| Square root | SQR <br> SQRP | SQR S D <br> SQRP S D | - $\sqrt{(S+1, S)} \longrightarrow(D+1, D)$ |  | 3 | - | 7-287 |
|  | SQRD <br> SQRDP | SQRD S D <br> - SQRDP S D | $\sqrt{(S+3, S+2, S+1, S)} \rightarrow(D+3, D+2, D+1, D)$ |  | 3 | - | 7-289 |
| Exponent operations | EXP | EXP S D <br> - EXPP S D | - $\mathrm{e}^{(\mathrm{S}+1, \mathrm{~S})} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | - | 7-291 |
|  | EXPD <br> EXPDP | EXPD S D <br> - EXPDP S D | $\mathrm{e}^{(\mathrm{S}+3, \mathrm{~s}+2, \mathrm{~s}+1, \mathrm{~s})} \longrightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{5}$ | 3 | - | 7-294 |
| Natural logarithms | LOG | LOG S D <br> LOGP S D | - $\log _{\mathrm{e}}(\mathrm{S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | - | 7-296 |
|  | LOGD <br> LOGDP | LOGD <br> SOA <br> S <br> - LOGDP | $\log _{e}(S+3, S+2, S+1, S) \rightarrow(D+3, D+2, D+1, D)$ |  | 3 | - | 7-298 |
| Expone <br> ntiation | POW POWP | $\left.-$POW S1 S2 \right\rvert\, <br> - POWP $^{\text {POW }}$ | - $(\mathrm{S} 1+1, \mathrm{~S} 1)^{(\mathrm{S} 2+1, \mathrm{~S} 2)} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{4}}{\square}$ | 4 | - | 7-300 |
|  | POWD <br> POWDP | -POWD S1 S2 <br> - POWDP <br> S1 <br> S2 <br> D | $\cdot(S 1+3, S 1+2, S 1+1, S 1)^{(S 2+3, S 2+2, S 2+1,52)} \longrightarrow(D+3, D+2, D+1, D)$ |  | 4 | - | 7-302 |
| Common logarithm | LOG10 | $\left.$- LOG10 <br> SD \right\rvert\,LOG10P | - $\log 10(\mathrm{~S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | - | 7-300 |
|  | LOG10D | LOG10D S D | - $\log 10(S+3, S+2 S+1, S) \longrightarrow(D+3, D+2, D+1, D)$ |  | 3 | - | 7-302 |

Table 2.29 Special Function Instructions (Continued)

| Category |  | Symbol |  | Processing Details | Execution <br> Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\Phi} \\ & 0 \\ & \stackrel{\rightharpoonup}{\vec{~}} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Random <br> number generation | RND <br> RNDP | RND D |  | - Generates a random number (from 0 to less than 32767) and stores it at the device designated by (D). |  | 2 | - | 7-304 |
| Random <br> number series update | SRND <br> SRNDP | $\begin{aligned} & - \text { SRND } \\ & - \text { SRNDP } \end{aligned}$ | $\frac{\mathrm{D}}{\mathrm{D}}$ | - Updates random number series according to the 16 -bit BIN data stored in the device designated by (S). |  |  |  |  |
|  | BSQR BSQRP | BSQR <br> BSQRP | $\frac{\mathrm{D}}{\mathrm{D}}$ | $\cdot \sqrt{(S)} \longrightarrow(\mathrm{D})+0 \begin{array}{\|l\|} \hline \text { Integer part } \\ +1 \end{array}$ |  | 3 | - |  |
|  | BDSQR <br> BDSQRP | - BDSQR - BDSQRP | $\frac{\mathrm{D}}{\mathrm{D}}$ | $\cdot \sqrt{(\mathrm{S}+1, \mathrm{~S})} \longrightarrow\left(\begin{array}{c\|l\|} (\mathrm{D})+0 \\ +1 & \text { Integer part } \\ \text { Decimal fraction part } \end{array}\right.$ |  | 3 | - |  |
|  | BSIN | BSIN <br> BSINP | D | $\begin{array}{rl\|l\|} \cdot \operatorname{Sin}(\mathrm{S}) \longrightarrow(\mathrm{D})+0 & \text { Sign } \\ +1 & \text { Integer part } \\ +2 & \text { Decimal fraction part } \\ & \end{array}$ |  | 3 | - | 7-309 |
|  | BCOS | $\begin{aligned} & -\mathrm{BCOS} \\ & -\mathrm{BCOSP} \end{aligned}$ | D |  |  | 3 | - | 7-311 |
| Trigonometric | BTAN | $\begin{aligned} & - \text { BTAN } \\ & - \text { BTANP } \end{aligned}$ | DH | $\begin{array}{rl\|l\|} \text { - } \operatorname{Tan}(\mathrm{S}) \longrightarrow(\mathrm{D})+0 & \text { Sign } \\ +1 & \text { Integer part } \\ +2 & \text { Decimal fraction part } \\ & \end{array}$ |  | 3 | - | 7-313 |
| functions | BASIN BASINP | BASIN <br> BASINP | D ${ }_{\text {D }}$ | $\begin{array}{rl\|l\|} \cdot \mathrm{Sin}^{-1}(\mathrm{~S}) \longrightarrow(\mathrm{D})+0 & \text { Sign } \\ +1 & \text { Integer part } \\ +2 & \text { Decimal fraction part } \\ & & \end{array}$ |  | 3 | - | 7-315 |
|  | BACOS | BACOS BACOSP | D |  |  | 3 | - | 7-317 |
|  | BATAN | -BATAN -BATANP | D D | $\begin{array}{rl\|l\|} \text { - } \operatorname{Tan}^{-1}(\mathrm{~S}) \longrightarrow(\mathrm{D}) & +0 & \text { Sign } \\ +1 & \text { Integer part } \\ +2 & \text { Decimal fraction part } \\ & \end{array}$ |  | 3 | - | 7-319 |

### 2.5.13 Data control instructions

Table 2.30 Data Control Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ $\stackrel{0}{0}$ $\stackrel{1}{*}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Upper and lower limit controls | LIMIT <br> LIMITP |  | - When (S3) < (S1) $\qquad$ Stores value of (S1) at (D) <br> - When $(\mathrm{S} 1) \leqq(\mathrm{S} 3) \leqq(\mathrm{S} 2)$ $\qquad$ Stores value of (S3) at (D) <br> - When (S2) < (S3) <br> ......... Stores value of (S2) at (D) |  | 5 | - | 7-321 |
|  | DLIMIT <br> DLIMITP |  | - When ((S3)+1, (S3)) < ((S1)+1, S1) <br> Stores value of ((S1) +1 , (S1)) at ((D) +1 , (D)) <br> - When ((S1)+1, (S1)) §((S3)+1,(S3)) < (S2+1, S2) <br> Stores value of ((S3)+1, (S3)) at ((D)+1, (D)) <br> - When ((S2), (S2)+1) < ((S3), (S3)+1) <br> Stores value of ((S2)+1, (S2)) at ((D) +1, (D)) | $\frac{\sqrt{\square}}{\sqrt{5}}$ | 5 | - |  |
| Dead band controls | BAND | - BAND <br> S1 <br> S2 <br> S3 <br> \| | - When $(\mathrm{S} 1) \leqq(\mathrm{S} 3) \leqq(\mathrm{S} 2) . . . . . . . . . . . . . .0 \rightarrow(D)$ <br> - When $(\mathrm{S} 3)<(\mathrm{S} 1)$......... (S3) $-(\mathrm{S} 1) \rightarrow(\mathrm{D})$ <br> - When $(\mathrm{S} 2)<(\mathrm{S} 3) . . . . . . . .(S 3)-(S 2) \rightarrow(D)$ |  | 5 | - | 7-324 |
|  | DBAND ${ }^{\text {D }}$ ( ${ }^{\text {DBANDP }}$ |  | - When $((\mathrm{S} 1)+1,(\mathrm{~S} 1)) \leqq((\mathrm{S} 3)+1,(\mathrm{~S} 3)) \leqq$ $((\mathrm{S} 2)+1,(\mathrm{~S} 2)) \ldots . . . . . . . . . . . . . .0 \rightarrow((\mathrm{D})+1,(\mathrm{D}))$ - When $((\mathrm{S} 3)+1,(\mathrm{~S} 3))<((\mathrm{S} 1)+1,(\mathrm{~S} 1)) \ldots \ldots . .$. $((\mathrm{S} 3)+1,(\mathrm{~S} 3))-((\mathrm{S} 1)+1,(\mathrm{~S} 1)) \rightarrow((\mathrm{D})+1,(\mathrm{D}))$ - When $((\mathrm{S} 2)+1,(\mathrm{~S} 2))<((\mathrm{S} 3)+1,(\mathrm{~S} 3)) \ldots \ldots$. $((\mathrm{S} 3)+1,(\mathrm{~S} 3))-((\mathrm{S} 2)+1,(\mathrm{~S} 2)) \rightarrow((\mathrm{D})+1,(\mathrm{D}))$ | $\frac{\sqrt{\square}}{\sqrt{5}}$ | 5 | - |  |
| Zone controls | ZONE | - ZONE S1 S2 S3 \| | - When $(S 3)=0$ $\qquad$ $0 \rightarrow$ (D) <br> - When $(\mathrm{S} 3)>0$ $\qquad$ $(\mathrm{S} 3)+(\mathrm{S} 2) \rightarrow(\mathrm{D})$ <br> - When $(\mathrm{S} 3)<0$ $\qquad$ $(\mathrm{S} 3)-(\mathrm{S} 1) \rightarrow(\mathrm{D})$ |  | 5 | - | 7-327 |
|  | DZONE | $-$DZONE S1 S2 S3 | - When ((S3)+1, (S3)) $=0$ $\text { .................................... } 0 \rightarrow \text { ((D)+1, (D)) }$ <br> - When $((\mathrm{S} 3)+1,(\mathrm{~S} 3))>0$ $\begin{aligned} \ldots \ldots \ldots .((\mathrm{S} 3)+1,(\mathrm{~S} 3))+((\mathrm{S} 2) & +1,(\mathrm{~S} 2)) \\ & \rightarrow((\mathrm{D})+1,(\mathrm{D})) \end{aligned}$ $\begin{aligned} & \text { - When }((\mathrm{S} 3)+1,(\mathrm{~S} 3))<0 \\ & \quad \ldots \ldots . .(\mathrm{S} 3)+1,(\mathrm{~S} 3))+((\mathrm{S} 1)+1,(\mathrm{~S} 1)) \\ & \quad \rightarrow((\mathrm{D})+1,(\mathrm{D})) \end{aligned}$ | $\checkmark$ | 5 | - |  |
|  | DZONEP | - DZONEP S1 S2 S3 D |  | $\checkmark$ |  |  |  |

Table 2.30 Special Function Instructions (Continued)

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Category \&  \& Symbol \& Processing Details \& Execution Condition \& \begin{tabular}{l}
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
\(\vdots\) \\
\hline
\end{tabular} \& ٓ
0
0
\(\stackrel{\sim}{3}\)
\(\omega\) \&  \\
\hline \multirow{2}{*}{\begin{tabular}{l}
Point-by- \\
point \\
coordinate \\
data
\end{tabular}} \& SCL

SCLP \& | $-\operatorname{SCL}^{\text {SCL }}$ |
| :--- |
| S1 $\mid$ S2 |
| D | \& - Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) an up. \& 

 \& 4 \& - \& \multirow{2}{*}{7-330} <br>
\hline \& DSCL

DSCLP \& | $-\operatorname{DSCL} \quad \mathrm{S}_{1}\|\mathrm{~S} 2\| \mathrm{D}$ |
| :--- | \& - Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) an up. \&  \& 4 \& - \& <br>

\hline \multirow[t]{2}{*}{X or Y coordinate data} \& SCL2

SCL2P \& \begin{tabular}{l}

-| SCL2 | S1 | S2 | D |
| :--- | :--- | :--- | :--- | <br>

- SCL2P <br>
\hline S1 <br>
\hline S2
\end{tabular} \& - Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up. \&  \& 4 \& - \& \multirow[t]{2}{*}{7-334} <br>

\hline \& | DSCL2 |
| :---: |
|  |
| DSCL2P | \& \[

\left.$$
\begin{aligned}
& -\operatorname{DSCL2}^{|l| l|l|} \\
& \hline \\
& \text { S1 } \\
& \hline
\end{aligned}
$$ \right\rvert\, $$
\begin{aligned}
& \mathrm{D} \\
& \hline
\end{aligned}
$$
\] \& - Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up. \&  \& 4 \& - \& <br>

\hline
\end{tabular}

### 2.5.14 Switching instructions

Table 2.31 Switching Instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\otimes} \\ & 0 \\ & \stackrel{\rightharpoonup}{\omega} \\ & \hline \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Block <br> number <br> switching | RSET <br> RSETP | - RSET | - Converts extension file register block number to number designated by (S). |  | 2 | - | 7-337 |
| File set | QDRSET <br> QDRSETP | QDRSET File name <br> QDRSETP File name | - Sets file names used as file registers. |  | *1 2 + + | - | 7-339 |
|  | QCDSET <br> QCDSETP | QCDSET <br> File name <br> QCDSETP <br> File name | - Sets file names used as comment files. |  | $*$ <br>  <br>  <br> 2 <br> + <br> + <br>  <br>  | - | 7-342 |

*1: n ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

### 2.5.15 Clock instructions

Table 2.32 Clock Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ <br> 0 <br> $\stackrel{\rightharpoonup}{*}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read/ <br> write clock <br> data | DATERD <br> DATERDP | - DATERD $\mathrm{D}^{\text {D }}$ - DATERDP D |  |  | 2 | - | 7-344 |
|  | DATEWR <br> DATEWRP | -DATEWR S- | - (D) +0 Year <br> +1 Month <br> +2 $\rightarrow$ (Clock elements) <br> +3 Day <br> +4 Hour <br> +5 Minute <br> +6 Sec. <br> +6 Day of the week <br>   |  | 2 | - | 7-346 |
| Clock data addition/ subtraction | DATE + | - DATE + S1 <br> S2 <br> D <br> - | $(\mathrm{S} 1)$ <br> Hour <br> Mitnute <br> Sec.$+$S2) <br> Hour <br> Mitnute <br> Sec.$\rightarrow$Hour <br> Mitnute <br> Sec. |  | 4 | - | 7-348 |
|  | DATE- <br> DATE-P |  |  | $\frac{\sqrt{\square}}{5}$ | 4 |  | 7-350 |
| Clock data translation | SECOND | SECOND S <br> D  <br> - SECONDP S | $\substack{(\mathrm{S}) \\ \text { Hour } \\ \hline \text { Minute } \\ \hline \text { Sec. }}$$\rightarrow$$(\mathrm{D})$ <br> Sec. (Lower 16 bits) <br> Sec. (Upper 16 bits) |  | 3 | - | 7-352 |
|  | HOUR <br> HOURP | HOUR S |  |  | 3 | - | 7-354 |

Table 2.32 Character String Processing Instructions (Continued)


Table 2.32 Character String Processing Instructions (Continued)


### 2.5.16 Expansion clock instruction

Table 2.33 Expansion clock instruction

| Category |  | Symbol | Processing Details | Execution Condition |  | $\stackrel{\rightharpoonup}{0}$ $\stackrel{0}{0}$ $\stackrel{1}{*}$ | 들 <br> 흔 <br> 0 <br> 0 <br> 0 <br> $\vdots$ <br>  <br> 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading data of the expansion clock | S.DAT- <br> ERD <br> SP.DAT- <br> ERD | - S.DATERD D <br> -SP.DATERD D |  |  | 6 | - |  |
| Adding or subtracting data val- | S.DATE+ <br> SP.DATE+ |  |  |  | 8 | - |  |
| expansion <br> clock | S.DATE- <br> SP.DATE- |  |  |  | 8 | - |  |

### 2.5.17 Program control instructions

Table 2.34 Program Control Instructions

*1: n ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

### 2.5.18 Other instructions

Table 2.35 Other Instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | ¢ 0 0 $\stackrel{\rightharpoonup}{3}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDT <br> reset | WDT <br> WDTP | WDT <br> WDTP | - Resets watchdog timer during sequence program. |  | 1 | - | 7-386 |
| Timing <br> clock | DUTY | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { DUTY } & \mathrm{n} 1 & \mathrm{n} 2 & \mathrm{D} \\ \hline \end{array}$ |  | $千$ | 4 | - | 7-388 |
| Time check | TIMCHK | TIMCHK S1 S2 D | - Turns ON device specified by (D) if measured ON time of input condition is longer than preset time continuously. |  | 4 | - | 7-390 |
|  | ZRRDB <br> ZRRDBP | ZRRDB n D |  |  | 3 | - | 7-391 |
| Direct read/ write operations in 1-byte units | ZRWRB | ZRWRB <br> Z | (S) |  | 3 | - | 7-393 |
|  | ADRSET | ADRSET S D | (S) $\longrightarrow$ (D) <br> Indirect address of designated device <br> Device name |  | 3 | - | 7-395 |
| Numerical key input from keyboard | KEY | KEY S n D 1 D 2 | - Takes in ASCII data for 8 points of input unit designated by (S), converts to hexadecimal value following device number designated by (D1), and stores. | $\sqrt{\square}$ | 5 | - | 7-396 |
| Batch save <br> of index <br> register | ZPUSH | ZPUSH D <br> - ZPUSHP D | - Saves the contents of index registers to a location starting from the device designated by (D). |  |  |  |  |
| Batch recovery of index register | ZPOP | - ZPOP <br> D <br> - ZPOPP | - Reads the data stored in the location starting from the device designated by (D) to index registers. |  |  |  |  |
| Batch write operation to $E^{2}$ PROM file register | EROMWR | EROMWR S D 1 n D 2 | - Writes a batch of data to $E^{2}$ PROM file register. |  | 5 | - | 7-400 |
| Reading module information | UNIRD | UNIRD n 1 D n 2 <br> UNIRDP n 1 D n2 | - Reads the module information stored in the area starting from the I/O No. designated by n by the points designated by n 2 , and stores it in the area starting from the device designated by (D). |  | 4 | - |  |

Table 2.35 Other Instructions (Continued)

| Category |  | Symbol | Processing Details | Execution Condition |  | ¢ 0 $\stackrel{3}{3}$ ¢ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Module model name read | TYPERD | $-$TYPERD n D | - This instruction reads the module information stored in the area starting from the I/O number specified by " n ", and stores it in the area starting from the device specified by (D). | $\sqrt{\square}$ | 3 | - |  |
|  | TYPERDP | - TYPERDP $\mathrm{n}^{\text {T }} \mathrm{D}$ - |  | $5$ |  |  |  |
| Trace set | TRACE | TRACE | - Stores the trace data set with peripheral device by the number of times set when SM800, SM801 and SM802 turn on, to the sampling trace file. | $\uparrow$ | 1 | - |  |
| Trace rset | TRACER | TRACER | - Resets the data set the TRACE instruction. | $\uparrow$ | 1 | - |  |
| Writing data to the designated file | SP.FWRITE |  | - Writes data to the designated file. | - | 11 | - |  |
| Reading data from designated file | SP.FREAD | SP.FREAD U0 S0 D0 S1 S2 D1 | - Reads data from the designated file. | - | 11 | - |  |
| Writing data to standard ROM | S.DEVST | SP.DEVST n 1 S n 2 D | - Writes data to the device data storage file in the standard ROM. | 千 | 9 | - |  |
| Reading data from standard ROM | S.DEVLD | S.DEVLD n 1 D n 2 | - Reads data from the device data storage file in the standard ROM. | $\sqrt{\square}$ | 8 | - |  |
|  | SP.DEVLD | SP.DEVLD n 1 D |  |  |  |  |  |
| Loading program from memory | PLOADP | - PLOADP S D D | - Transfers the program stored in a memory card or standard memory (other than drive 0 ) to drive 0 and places the program in standby status. | $\uparrow$ | 3 | - |  |
| Unloading program from program memory | PUNLOADP | PUNLOADP S D | - Deletes the standby program stored in standard memory (drive 0). | $5$ | 3 | - |  |
| Load <br> Unload | PSWAPP | $-$PSWAPP S1 S2 D | - Deletes standby program stored in standard memory (drive 0) designated by (S1). Then, transfers the program stored in a memory card or standard memory (other than drive 0 ) designated by (S2) to drive 0 and places it in standby status. | $\uparrow$ | 4 | - |  |
| High-speed <br> block transfer of <br> file register | RBMOV <br> RBMOVP | - RBMOV S D n | - Transfers $n$ points of 16-bit data from the device designated by $(\mathrm{S})$ to the devices of $n$ points starting from the one designated by (D). |  | 4 | - |  |

### 2.5.19 Instructions for Data Link

Table 2.36 Instructions for Data Link


### 2.5.20 Multiple CPU dedicated instruction

Table 2.37 Multipe CPU dedicated instruction


### 2.5.21 Multiple CPU high-speed transmission dedicated instruction

Table 2.40 Multiple CPU high-speed transmission dedicated instruction


### 2.5.22 Redundant system instructions (For Redundant CPU)

Table 2.39 Redundant System Instructions (For Redundant CPU)

| Category |  | Symbol | Processing Details | Execution Condition | 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 4 <br> 0 <br> 0 <br> 0 <br> 5 <br> 1 | $\stackrel{\rightharpoonup}{0}$ 0 $\stackrel{0}{3}$ ¢ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System switching | SP.CONTSW | $\begin{array}{\|l\|l\|l\|} \hline \text { SP.CONTSW } & \mathrm{S} & \mathrm{D} \\ \hline \end{array}$ | Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction. | $\uparrow$ | 8 | - | 11-2 |

MEMO

## - configuration OF INSTRUCTIONS

### 3.1 Configuration of Instructions

Most CPU module instructions consist of an instruction part and a device part.
Each part is used for the following purpose:

- Instruction part ...... indicates the function of the instruction.
- Device part $\qquad$ indicates the data that is to be used with the instruction.

The device part is classified into source data, destination data, and number of devices.
(1) Source (S)
(a) Source is the data used for operations.
(b) The following source types are available, depending on the designated device:

- Constant $\qquad$ Designates a numeric value to be used in the operation.
This is set when the program is created, and cannot be changed during the execution of the program.
Constants should be indexed when used as variable data.
- Bit devices and word devices $\qquad$ Designates the device that stores the data to be used in the operation.
Data must be stored in the designated device until the operation is executed. By changing the data stored in a designated device during program execution, the data to be used in the instruction can be changed.
(2) Destination (D)
(a) The destination stores the data after the operation has been conducted. However, some instructions require storing the data to be used in an operation at the destination prior to the operation execution.
Example An addition instruction involving BIN 16-bit data


Stores the data needed for operation before the actual operation.


Stores only the operation results.
(b) A device for the data storage must always be set to the destination.
(3) Number of devices and number of transfers ( $n$ )
(a) The number of devices and number of transfers designate the numbers of devices and transfers used by instructions involving multiple devices.
Example Block transfer instruction

(b) The number of devices or number of transfers can be set between 0 and 32767. However, if the number is 0 , the instruction will be a no-operation instruction.

### 3.2 Designating Data

The following six types of data can be used with CPU module instructions.


### 3.2.1 Using bit data

Bit data is data used in one-bit units, such as for contacts or coils.
"Bit devices" and "Bit designated word devices" can be used as bit data.
(1) When using bit devices

Bit devices are designated in one-point units.

(2) Using word devices
(a) Word devices enable the use of a designated bit number $1 / 0$ as bit data by the designation of that bit number.

(b) Word device bit designation is done by designating " Word device Bit No. (Designation of bit numbers is done in hexadecimal.)
For example, bit 5 (b5) of D0 is designated as D0.5, and bit 10 (b10) of D0 is designated as D0.A. However, there can be no bit designation for timers (T), retentive timers (ST), counters (C) or index register (Z). (Example Z0.0 is not available).


### 3.2.2 Using word (16 bits) data

Word data is 16 -bit numeric data used by basic instructions and application instructions.
The following two types of word data can be used with CPU module:

- Decimal constants $\qquad$ K-32768 to K32767
- Hexadecimal constants $\qquad$ H0000 to HFFFF

Word devices and bit devices designated by digit can be used as word data.
For direct access input (DX) and direct access output (DY), word data cannot be designated by digit. (For details of direct access input and direct access output, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
(1) When Using Bit Devices
(a) Bit devices can deal with word data when digits are designated.

Digit designation of bit devices is done by designating
" Number of digits Head number of bit device". Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K1 to K4. (For link direct devices, designation is done by "J Network No. \} \backslash Number of digits

## Head number of bit device ".

When X100 to X10F are designated for Network No.2, it is done by J2【K4X100).For example, if XO is designated for digit designation, the following points would be designated:

- K1X0 ......... The 4 points X0 to X3 are designated.
- K2X0 ......... The 8 points $\mathrm{X0}$ to X 7 are designated.
- K3X0 ......... The 12 points X0 to XB are designated.
- K4X0 ......... The 16 points X0 to XF are designated.


Fig 3.1 Digit Designation Setting Range for 16-Bit Instruction
(b) In cases where digit designation has been made at the source ( S ), the numeric values shown in Table 3.1 are those which can be dealt with as source data.

Table 3.1 List of Numeric Values that Can Be Dealt with as Digit Designation

| Number of Digits Designated | With 16-Bit Instruction |
| :--- | :---: |
| K1 (4 points) | 0 to 15 |
| K2 (8 points) | 0 to 255 |
| K3 (12 points) | 0 to 4095 |
| K4 (16 points) | -32768 to 32767 |

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.


Fig 3.2 Ladder Example and Processing Conducted
(d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination.
Bit devices below the number of points designated as digits do not change.


Fig 3.3 Ladder Example and Processing Conducted
(2) Using word devices

Word devices are designated in 1-point (16 bits) units.


## ®POINT

1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
2. Digit designation cannot be made for the direct access I/O (DX, DY).

### 3.2.3 Using double word data (32 bits)

Double word data is 32-bit numerical data used by basic instructions and application instructions. The two types of double word data that can be dealt with by CPU module are as follows:

- Decimal constants $\qquad$ K-2147483648 to K2147483647
- Hexadecimal constants $\qquad$ H00000000 to HFFFFFFFF

Word devices and bit devices designated by digit designation can be used as double word data.
For direct access input (DX) and direct access output (DY), designation of double word data is not possible by digit designation.
(1) When Using Bit Devices
(a) Digit designation can be used to enable a bit device to deal with double word data. Digit designation of bit devices is done by designating
" Number of digits Head number of bit device ". For link direct devices, designation is done by
"J Network No. <br>, Number of digits Head number of bit device ". When X100 to X11F are designated for Network No.2, it is done by J2IK8X100. Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K1 to K8. For example, if X 0 is designated for digit designation, the following points would be designated:

- K1X0 ...... The 4 points X0 to X3 are •K5X0...... The 20 points X0 to X13 are designated.
- K2X0 ...... The 8 points X 0 to X 7 are designated.
- K3X0 ...... The 12 points X0 to XB are designated.
- K4X0 ...... The 16 points X0 to XF are designated.
designated.
- K6X0...... The 24 points X0 to X17 are designated.
- K7X0...... The 28 points X0 to X1B are designated.
- K8X0...... The 32 points X0 to X1F are designated.


Fig 3.4 Digit Designation Setting Range for 32-Bit Instructions
(b) In cases where digit designation has been made at the source ( S ) , the numeric values shown in Table 3.2 are those which can be dealt with as source data.
Table 3.2 List of Numeric Values that Can Be Dealt with as Digit Designation

| Number of Digits <br> Designated | With 32 Bit Instructions | Number of Digits <br> Designated | With 32 Bit Instructions |
| :--- | :---: | :--- | :---: |
| K1 (4 points) | 0 to 15 | K5 (20 points) | 0 to 1048575 |
| K2 (8 points) | 0 to 255 | K6 (24 points) | 0 to 16777215 |
| K3 (12 points) | 0 to 4095 | K7 (28 points) | 0 to 268435455 |
| K4 (16 points) | 0 to 65535 | K8 (32 points) | -2147483648 to 2147483647 |

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.


Fig 3.5 Ladder Example and Processing Conducted
(d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination. Bit devices below the number of points designated as digits do not change.


Fig 3.6 Ladder Example and Processing Conducted

## XPOINT

1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
2. Digit designation cannot be made for the direct access I/O (DX, DY).
(2) Using word devices

A word device designates devices used by the lower 16 bits of data. A 32-bit instruction uses (designation device number) and (designation device number +1 ).


### 3.2.4 Using real number data

Real number data is floating decimal point data used with basic instructions and application instructions.
Only word devices are capable of storing real number data.
(1) Single-precision floating-point data

Instructions which deal with single-precision floating-point data designate devices which are used for the lower 16 bits of data.
Single-precision floating-point data are stored in the 32 bits which make up (designated device number) and (designated device number +1 ).


## Remark

In sequence programs, floating decimal point data are designated by E.......

Single-precision floating-point data uses two word devices and is expressed in the following manner:
[Sign] 1. [Mantissa part] $\times 2$ [Exponent part]
The bit configuration and meaning of the internal representation of singleprecision floating-point data is as follows:


- Sign The sign is represented at b31.

0 : Positive
1: Negative

- Exponent part The n of 2 n is represented from b23 to b30. Depending on the BIN value of b23 to b30, the value of $n$ is as follows:

| b23 to b30 | FFH | FEH | FDH | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | Not used | 127 | 126 |  |

- Variable part The 23 bits from b0 to b22, represents the $X X X X X X \ldots$ at binary 1. XXXXXX ....
(2) Double-precision floating-point data

Instructions which deal with double-precision floating-point datadesignate devices which are used for the lower 16 bits of data.
Double-precision floating-point data are stored in the 64 bits which make up (designated device number) to (designated device number +3 ).


## Remark

In sequence programs, floating decimal point data are designated by E .

Double-precision floating-point data uses four word devices and is expressed in the following manner:
[Sign] 1. [Mantissa part] $\times 2$ [Exponent part]
The bit configuration and meaning of the internal representation of doubleprecision floating-point data is as follows:


- Sign The sign is represented at b63.

0 : Positive
1: Negative

- Exponent part The n of 2 n is represented from b 52 to b 62 .

Depending on the BIN value of b52 to b62, the value of n is as follows:

| b52 to b62 | 7FFH | 7FEн | 7FDH | S | 400H | 3FFH | 3FEH | 3FDH | 3FCH |  | 02H | 01H | 00H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | Not used | 1023 | 1022 | $3$ | 2 | 1 | 0 | -1 | -2 | ) | -1021 | -1022 | Not used |

- Variable part The 52 bits from b0 to b51, represents the $X X X X X X \ldots$ at binary 1.XXXXXX....

1. The CPU module floating decimal point data can be monitored using the monitoring function of a peripheral device.
2. When floating-point data is used to express 0 , all data in the following range are turned to 0 .
(a) Single-precision floating-point data: b0 to b31
(b) Double-precision floating-point data: b0 to b63
3. The setting range of floating decimal point data is as follows. *1
(a) Single-precision floating-point data
$-2^{128}<$ Device data $\leqq-2^{-126}, 0,2^{-126} \leqq$ Device data $<2^{128}$
(b) Double-precision floating-point data
$-2^{1024}<$ Device data $\leqq-2^{-1022}, 0,2^{-1022} \leqq$ Device data $<2^{1024}$
4. Do not specify -0 in floating-point data (when only the most significant bit of the floating-point real number is 1 ). (An operation error will occur if floating-point operation is performed with -0 .) The CPU module that performs the internal operation of floating-point operation with double precision does not result in operation error since it performs floating-point operation after converting - 0 into 0 in the CPU module when -0 is specified. The CPU module that performs the internal operation of floating-point operation with single precision results in operation error since it gives priority to the processing speed and uses -0 in floating-point operation without conversion when -0 is specified.
(a) The following CPU modules will not result in operation error when -0 is specified.

- High Performance model QCPU where internal operation is set to double precision *2
(The internal operation of floating-point operation defaults to double precision.)
(b) The following CPU modules will result in operation error when -0 is specified.
- Basic model QCPU *3
- High Performance model QCPU where internal operation is set to single precision *2
- Process CPU
- Redundant CPU
- Universal model QCPU

[^0]
### 3.2.5 Using character string data

Character string data is character data used by basic instructions and application instructions.
The target ranges from the designated character to the NULL code $(00 \mathrm{H})$ that indicates the end of the character string.
(1) When designated character is the NULL code

One word is used to store the NULL code.
$\begin{array}{lll} & & \text { DO NULL } \\ & \text { Designation of NULL code }(00 \mathrm{H}) \\ & \text { Character string data transfer instruction }\end{array}$
(2) When character string is even

Uses (number of characters/2 + 1) words, and stores character string and NULL code. For example, if "ABCD" is transferred to D0, the character string ABCD is stored at D0 and D1, and the NULL code is stored at D2. (The NULL code is stored as the last one word.)

(3) When number of characters is odd

Uses (number of characters/2) words (rounds up decimal fractions) and stores the character string and NULL code.
For example, if "ABCDE" is transferred to devices starting from D0, the character string (ABCDE) and the NULL code are stored from D0 to D2. (The NULL code is stored into the upper 8 bits of the last one word.)


### 3.3 Indexing

(1) Overview of indexing
(a) Indexing is an indirect setting made by using an index register.

When an Indexing is used in a sequence program, the device to be used will become the device number specified directly plus the contents of the index register.
For example, if D2Z2 has been specified, the specified device is calculated as
follows: $D(2+3)=D 5$ and the content of $Z 2$ is 3 become the specified device.
(b) Indexing with 16-bit index registers and indexing with 32-bit index registers are possible only for Universal model QCPU.
(2) Indexing with 16-bit index registers
(a) Example of indexing

Each index register can be set between - 32768 and 32767.
Indexing is performed in the way shown below:

(b) Devices to which indexing can be used

With the exception of the restrictions noted below, Indexing can be used with devices used with contacts, coils, basic instructions, and application instructions.

1) Devices to which indexing can not be used

| Device | Meaning |
| :--- | :--- |
| K, H | 32-bit constant |
| E | Floating decimal point data |
| $\$$ | Character string data |
|  | Bit designated for word device |
| FX, FY, FD | Function devices |
| P | Pointers used as labels |
| I | Interrupt pointers used as labels |
| $Z$ | Index register |
| S | Step relay |
| TR | SFC transfer devices*1 |
| BL | SFC block devices*1 |

*1: SFC transfer devices and SFC block devices are devices for SFC use.
Refer to the manual below for how to use these devices.

- QCPU (Q mode)/QnACPU Programming Manual (SFC)

2) Devices with limits for use with index registers

| Device | Meaning | Application Example |
| :---: | :---: | :---: |
| T | - Only Z0 and Z1 can be used for timer contacts and coils. |  |
| C | - Only Z0 and Z1 can be used for counter contacts and coils. | $\left\lvert\, \underset{\sim}{C 0 Z 1} \quad\left\langle\begin{array}{l} \mathrm{C} 100 \\ \mathrm{C} 120 \end{array}\right\rangle-\right.$ |

Remark
For timer and counter present values, there are no limits on index register numbers used.

(c) A case where Indexing has been performed, and the actual process device, would be as follows:
(When Z0 = 20 and $Z 1=-5$ )

| Ladder Example | Actual Process Device |
| :---: | :---: |
|  |  |
|  |  |

Fig. 3.7 Ladder Example and Actual Process Device
(3) Indexing with 32-bit (only Universal model QCPU)

A method of specifing index registers in indexing with 32-bit can be selected from the following two methods.

- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32-bit indexing using "ZZ" specification.

XPOINT
The 32-bit indexing with "ZZ" specification is available only for the following CPU modules that the version of GX Developer is 8.68 W or later.

- The first five digits of the serial No. for $\mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}$ is "10042" or higher.
- QnUDE(H)CPU
(a) Example of specifing the range of index registers for use of 32-bit indexing.

1) Each index register can be set between -2147483648 and 2147483647 .

An example of indexing is shown below.

2) Specification method

For indexing with a 32-bit index register, specify the head number of an index register to be used on the Device tab of the Q parameter setting screen on GX Developer.


GX Developer 8.68R or earlier

```
Indexing setting of ZR device
```

32 bit Indexing

```
|\mp@code{Usez}
    UseZZ
```

Fig. 3.8 Setting windows for ZR device indexing setting parameter

## XPOINT

When the head number of the index register used is changed on the Device tab of the Q parameter setting screen, do not change the parameters only or do not write only the parameters into the programmable controller. Be sure to write the parameter into the programmable controller with the program.
When the parameter is forced to be written into the programmable controller, an error of CAN'T EXE. PRG. occurs. (Error code: 2500)
3) Device that indexing can be used

Indexing can be used only for the device shown below.

| Device | Meaning |
| :--- | :--- |
| $Z R$ | Serial number access format file register |
| $D$ | Extended data register (D) |
| $W$ | Extended link register (W) |

4) Usable range of index registers

The following table shows the usable range of index registers for indexing with 32-bit index registers.
For indexing with 32-bit index registers, the specified index register ( Zn ) and the next index register of the specified register $(Z n+1)$ are used. Be sure not to overlap index registers to be used.

| Setting Value | Index Registers to be Used | Setting Value | Index Registers to be Used |
| :---: | :---: | :---: | :---: |
| Z0 | Z0, Z1 | Z10 | Z10, Z11 |
| Z1 | Z1, Z2 | Z11 | Z11, Z12 |
| Z2 | Z2, Z3 | Z12 | Z12, Z13 |
| Z3 | Z3, Z4 | Z13 | Z13, Z14 |
| Z4 | Z4, Z5 | Z14 | Z14, Z15 |
| Z5 | Z5, Z6 | Z15 | Z15, Z16 |
| Z6 | Z7, Z8 | Z16 | Z16, Z17 |
| Z7 | Z8, Z9 | Z17 | Z17, Z18 |
| Z8 | Z9, Z10 | Z18 | Z18, Z19 |
| Z9 |  | Z19 | Cannot be specified |

5) An example of indexing and the actual process device are as follows.
(When Z0 (32-bit) = 100000 and Z2 (16-bit) $=-20$ )


Fig. 3.9 Ladder Example and Actual Process Device
（b）Example of specifing 32－bit indexing with＂ZZ＂specification．
1）One index register can specify 32－bit indexing by using＂$Z Z$＂specification such as＂ZROZZ4＂．

The 32－bit indexing with＂ZZ＂specification is as follows．

$\left.\begin{array}{lllll}\text { M0 } & \text {［DMOVP } & \text { K100000 } & \text { Z4 } & \end{array}\right] |$| Stores 100000 at Z4 and Z5． |
| :--- |

2）Specification method
To perform 32－bit indexing by using＂ZZ＂specification，select＂Use of ZZ＂in ＂Indexing Setting for ZR Device＂in PC parameter for GX Developer．


Fig．3．10 Setting window for indexing setting parameter for $Z R$ device
3）Device that indexing can be used
The following device is available for indexing．

| Device | Meaning |
| :--- | :--- |
| $Z R$ | Serial number access format file register |
| $D$ | Extended data register（D） |
| $W$ | Extended link register（W） |

4）Usable range of index registers
The following table shows the usable range of index registers in 32－bit indexing used＂ZZ＂specification．
The 32－bit indexing with＂ZZ＂specification is specified as the format $Z R m Z Z n$ ． Specifying $Z R m Z Z n$ enables $Z n$ and $Z n+1$ of 32 －bit values to index the device number，ZRm，

| $\begin{gathered} \text { "ZZ" } \\ \text { specification*1 }^{* 1} \end{gathered}$ | Index Registers Used | $\begin{gathered} \text { "ZZ" } \\ \text { specification"1 }^{* 1} \end{gathered}$ | Index Registers Used |
| :---: | :---: | :---: | :---: |
| 「－． Z O | Z0，Z1 | 「－̇ZZ10 | Z10，Z11 |
| 「－． Z Z1 | Z1，Z2 | 「－． C Z11 | Z11，Z12 |
| 「－i ZZ2 | Z2，Z3 | 「－̇ZZ12 | Z12，Z13 |
| － F ZZ3 | Z3，Z4 | －Z C 13 | Z13，Z14 |
| 「－̇ZZ4 | Z4， Z 5 | 「－ZZ14 | Z14，Z15 |
|  | Z5，Z6 | 「－̇ZZ15 | Z15，Z16 |
| －．＇ZZ6 | Z6，Z7 | 「－̇ZZ16 | Z16，Z17 |
| 「－． Z Z7 | Z7， $\mathrm{Z8}$ | 「－̇ZZ17 | Z17，Z18 |
| －．－ F Z88 | Z8， 79 | 「－̇ZZ18 | Z18， $\mathrm{Z19}$ |
| －－． Z Z79 | Z9，Z10 | －－ZZ19 | Not available |

＊1：refers to device name $(Z R)$ for indexing target．
5) The 32-bit indexing used " $Z Z$ " specification and the acutual processing device are as follows.
$($ Z0 $(32$-bit $)=100000 . Z 2(16$-bit $)=-20)$
Actual Process Device


Fig.3.10 Ladder Example and Actual Process Device
6) Available functions for "ZZ" specification

The 32-bit indexing specification with "ZZ" specification applies in the following functions in GX Developer.

| No. | Function Name and Description |
| :---: | :--- |
| 1 | Specifing devices in program instruction |
| 2 | Monitoing device registrations |
| 3 | Testing devices execution type |
| 4 | Testing devices with conditions |
| 5 | Setting monitor conditions |
| 6 | Tracing sampling <br> (Trace point(specifing devices), <br> Trace taget device) |

## XPOINT

Single ZZn cannot be used as a device like "DMOV K100000 ZZO". When setting
(4) Index modification using extended data register (D) and extended link register (W) (Universal model QCPU(except Q00UJCPU))
Like index modification using data register ( D ) and link register (W) of internal user device, a device can be specified by index modification within the range of the extended data register (D) and extended link register (W).


1) Index modification where the device number crosses over the boundary between the internal user device and the extended data register ( $D$ ) or extended link register (W)

The specification of index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W) cannot be made.

If doing so, an error occurs when the device range check is enabled at index modification (error code: 4101).

2) Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W)
Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W) will not cause an error.
However, an error occurs if the index modification result of file register (ZR), extended data register (D), and extended link register exceeds the file register range (error code: 4101).

(5) Other index modifications
(a) Bit data

Device numbers can be index modified when performing digit designation. However, Indexing is not possible by digit designation.

(b) Both I/O numbers and buffer memory number can be performed indexing with intelligent function module devices*1.

(c) Both network numbers and device numbers can be performed indexing with link direct devices*1.

*1: For the intellingent function module device, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall (Function Explanation, Program Fundamentals)
(d) When indexing is used for multiple CPU shared devices*2, indexing for the head I/O numbers of CPU modules and indexing for the CPU shared memory address are automatically executed.

*2: For the multiple CPU shared device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall (Function Explanation, Program Fundamentals)
(e) Index modification using extended data register (D) and extended link register (W) by 32 bits (Universal model QCPU(except Q00UJCPU))
Like index modification using file register (ZR), index modification using extended data register ( $D$ ) and extended link register (W) by 32 bits can be performed by the following two methods.

- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32 -bit indexing using "ZZ" specification.


## XPOINT

The 32-bit indexing with " $Z Z$ " specification is available only for the following CPU modules that the version of GX Developer is 8.68 W or later.

- The first five digits of the serial No. for $\mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}$ is "10042" or higher. (except Q00UJCPU)
- QnUDE(H)CPU
(6) Cautions
(a) Performing indexing between the FOR and NEXT instructions Pulses can be output between the FOR and NEXT instructions by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse ( $\square \mathrm{P}$ ) instruction is not allowed.
[When edge relay is used]
(M0Z1 provides normal pulse output.)

[When edge relay is not used] (M0Z1 does not provide normal pulse output.)


## Remark

The ON/OFF data of X0Z1 is stored by the edge relay V0Z1.
For example, the ON/OFF data of X 0 is stored by V 0 , and that of X 1 by V 1 .
(b) Performing indexing with the CALL instruction

Pulses can be output with the CALL instruction by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse ( $\square \mathrm{P}$ ) instruction is not allowed.
[When edge relay is used]
(M0Z1 provides normal pulse output.)

[When edge relay is not used]
(M0Z1 does not provide normal pulse output.)

(c) Device range check during indexing

1) CPUs other than Universal model QCPU

Device range checks are not conducted during indexing.
Therefore, when the data after index modification exceed the user specified device range, the data is written to another device without causing an error.(Note, however, that when the data after index modification is written to the device for system use exceeding the user specified device range, an error occurs. (Error code: 1103))
Take extra precaution when using indexing in programming.
2) Universal model QCPU

The device range is checked for indexing.
With changing the settings of the PLC parameter on GX Developer, the device range is not checked.
(d) Changing indexing with 16-bit index register for indexing with 32-bit index register For changing indexing with 16-bit index register for indexing with 32-bit index register, check if the program has enough spaces for indexing.
For indexing with 32-bit index registers, the specified index register ( Zn ) and the next index register of the specified register $(Z n+1)$ are used. Be sure not to overlap index registers to be used.

### 3.4 Indirect Specification

(1) Indirect Specification
(a) Indirect specification is a method that specifies address of the device to be used in a sequence program using two word devices (two points of word device). Use indirect specification as index modification when the index register is insufficient.

(b) Specify the device to be used for specifying the address as "@ + (word device number)". For example, when @D100 is specified, the device address will be the contents of D101 and D100.
(c) The address of the device specified indirectly can be confirmed with the ADRSET instruction.
For the ADRSET instruction, refer to Section 7.18.6.
(2) Indirect specification available devices

Table 3.3 shows that the CPU module devices can be specified indirectly.
Table 3.3 List of Indirect Specification Available Devices

| Device Type |  | Availability of Indirect | Example of Indirect Specification |
| :---: | :---: | :---: | :---: |
| Internal user device | Bit device *1 | N/A | - |
|  | Word device *1 | Available | -@D100 <br> -@D100Z2 *2 |
| Link direct device | Bit device *1 | N/A | $\longrightarrow$ |
|  | Word device *1 | Available*3 | -@J1IW10 <br> - @J1Z1IW10Z2 *2 |
| Intelligent function module device |  | Available*3 | - @U10IG0 <br> -@U10Z1\G0Z2 *2 |
| Index register |  | N/A | - |
| File register |  | Available | - @R0, @ZR20000 <br> -@R0Z1,@ZR20000Z1 *2 |
| Extended data register (D) |  | Available | - @D1000 |
| Extended link register (W) |  |  | -@W1000 |
| Nesting |  | N/A | $\longrightarrow$ |
| Pointer |  |  | - |
| Constants |  |  | - |
| Other | SFC block device |  |  |
|  | SFC transition device |  |  |
|  | Network No. specification device |  | - |
|  | I/O No. specification device |  |  |

*1: For the device names, refer to the QnUCPU User's Manual
(Function Explanation, Program Fundamentals) or $\mathrm{Qn}(\mathrm{H}) / \mathrm{QnPH} / \mathrm{QnPRHCPU}$ User's Manuall (Function Explanation, Program Fundamentals)
*2: Indicates when index modification by an index register is performed.
*3: Indirect specification is possible, but the address can not be written with the ADRSET instruction.
(3) Precautions
(a) The address for indirect specification uses two words. Therefore, to substitute indirect specification for index modification, the addition/subtraction of 32-bit data is required. The following is the ladder used for the address addition/subtraction of the device stored in D1 and D0 for indirect specification.
[To add "1" to the address of the device for indirect specification]

[To subtract "1" from the address of the device for indirect specification]

(b) Indirect specification of extended data register (D) and extended link register (W) Indirect specification with indirect address can be performed in the extended data register (D) and extended link register (W).
Note that when indirect specification is performed to the extended data register (D) and data register ( $D$ ) in internal device or to the extended link register (W) and link register (W) in internal device, the areas of the internal user device and extended data register (D) or extended link register (W) are not treated as a sequence.

Internal user device


### 3.5 Reducing Instruction Processing Time

### 3.5.1 Subset Processing

Subset processing is used to place limits on bit devices used by basic instructions and application instructions in order to increase processing speed.

However, the instruction symbol does not change.
To shorten scans, run instructions under the conditions indicated below.
(1) Conditions which each device must meet for subset processing
(a) When using word data

| Device | Condition |
| :---: | :---: |
| Bit device | - Designates a bit device number in a factor of 16. <br> - Only K4 can be designated for digit designation. <br> - Does not perform indexing. |
| Word device | - Internal user device. <br> - File register ( $\mathrm{R}, \mathrm{ZR}{ }^{* 1}$ ) <br> - Multiple CPU shared device *1, *2 <br> - Index register (Z) / Standard device register $(Z)^{* 1}$ |
| Constants | - No limitations |

(b) When using double word data

| Device | Condition |
| :---: | :---: |
| Bit device | - Designates a bit device number in a factor of 16. <br> - Only K8 can be designated for digit designation. <br> - Does not perform indexing. |
| Word device | - Internal user device. <br> - File register (R, ZR *1) <br> - Multiple CPU shared device *1, *2 <br> - Index register (Z) / Standard device register $(Z)^{* 1}$ |
| Constants | - No limitations |

(c) When using bit data

| Device | Condition |
| :--- | :--- |
| Bit device | • Internal user device (indexing possible) |
| Word device | - Bit specification of internal user device |
|  | - Bit specification of file register $\left(\mathrm{R}, \mathrm{ZR}{ }^{* 1}\right)$ |
|  | - Bit specification of multiple CPU shared device ${ }^{* 1},{ }^{* 2}$ |

*1: Only for Universal model QCPU
*2: Valid only for the multiple CPU high speed transmission area (from U3En\G10000)
(Excluding the case that indexing is executed for the head I/O number of the CPU module (U3En\G10000))
(2) Instructions for which subset processing can be used

| Types of Instructions | Instruction Symbols |
| :---: | :---: |
| Contact instructions | LD,LDI,AND,ANI,OR,ORI,LDP,LDF,ANDP,ANDF,ORP,ORF,LDPI,ANDPI,ANDFI, ORPI,ORFI |
| Output instructions | OUT,SET,RST |
| Comparison operation instruction | $\cdot=,<>,<,<=,>,>=, \mathrm{D}=, \mathrm{D}<>, \mathrm{D}<, \mathrm{D}<=, \mathrm{D}>, \mathrm{D}>=$ |
| Arithmetic operation | $\begin{aligned} & \cdot+,-{ }^{*}, /, \mathrm{INC}, \mathrm{DEC}, \mathrm{D}+, \mathrm{D}-, \mathrm{D}^{*}, \mathrm{D} /, \mathrm{DINC}, \mathrm{DDEC} \\ & \cdot \mathrm{~B}+, \mathrm{B}-, \mathrm{B}^{*}, \mathrm{~B} /, \mathrm{E}+, \mathrm{E}-, \mathrm{E}^{*}, \mathrm{E} / \end{aligned}$ |
| Data conversion instructions | - BCD, BIN, DBCD, DBIN, FLT, DFLT, INT, DINT |
| Data transfer instruction | - MOV, DMOV, CML, DCML, XCH, DXCH <br> - FMOV, BMOV, EMOV |
| Program branch instruction | - CJ, SCJ, JMP |
| Logic operations | - WAND, DAND, WOR, DOR, WXOR, DXOR, WXNR, DXNR |
| Rotation instruction | - RCL, DRCL, RCR, DRCR, ROL, DROL, ROR, DROR |
| Shift instruction | - SFL, DSFL, SFR, DSFR |
| Data processing instructions | - SUM, SEG |
| Structure creation instructions | - FOR, CALL |

### 3.5.2 Operation processing with standard device registers $(Z)$ (only Universal model QCPU)

Operation processing time can be reduced with standard device registers $(Z)$.
The following shows an example program with standard device registers.


Operation processing time is reduced with the instructions that the subset processing is possible.
For the number of steps, refer to Section 3.8.
For the operation time for each instruction, refer to Appendix 1.
®POINT
Because standard device registers are the same devices as index registers, do not use device numbers of the standard device registers for the index registers.

### 3.6 Cautions on Programming (Operation Errors)

Operation errors are returned in the following cases when executing basic instructions and application instructions with CPU module:

- An error listed on the explanatory page for the individual instruction occurred.
- When an intelligent function module device is used, no intelligent function module is installed at the specified I/O number position.
- When an intelligent function module device is used, the specified buffer memory address does not exist.
- The relevant network does not exist when using a link device.
- When a link device is used, no network module is installed at the specified I/O number position.
- When a multiple CPU shared device is used, a CPU module is not installed at the head I/O number position of the specified CPU module.
- When a multiple CPU shared device is used, the specified shared memory address does not exist.
- The setting of the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W).
(Universal model QCPU only)


## POINT

When file register is set but a memory card is not installed or when file register is not set, writing/reading to/from file register is as follows:
(1) For the High Performance model QCPU, Process CPU, and Redundant CPU An error does not occur even when writing/reading to/from file register is performed. However, " OH " is stored when reading from file register is performed.
(2) For the Universal model QCPU The OPERATION ERROR (error code:4101) occurs when writing/reading to/ from file register is performed.
(1) Device range check

Device range checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:
(a) Instructions for specified each device, including MOV and DMOV

1) CPUs other than Universal model QCPU

The device range is not checked. In cases where the corresponding device range is exceeded, data is written to other devices. *1

For example, in a case where the data register has been allocated 12k points, there will be no error even if it exceeds D12287.


This designates D12287 and D12288 as the target devices for executing the DMOV instruction. However, since D12288 does not exist, data in another device is corrupted.
Device range checks are not conducted also in cases where indexing is being performed.
In cases where the corresponding device range is exceeded as the result of performing indexing, data is written to other devices.*1
*1: For the assignment order of internal user devices, refer to this Section (c) Character string data.
2) Universal model QCPU

The device range is checked. When the device number is outside the device range, an operation error occurs.
For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


When D12287 is specified with the DMOV instruction the target devices are D12287 and D12288. However, an operation error occurs because D12288 does not exist.

The device range is checked even though indexing is executed.
With changing the settings of the PLC parameter on GX Developer, the device range is not checked.*2
*2: For changing the settings of the PLC parameter on GX Developer, refer to the following manual.

- QCPU User's Manual (Function Explanation, Program Fundamentals)
(b) Instructions for a block of devices, including BMOV and FMOV

1) CPUs other than Universal model QCPU

The device range is checked.
When the device number is outside the device range, an operation error occurs.
For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


Device range checks are also conducted when indexing is performed.
However, if indexing has been conducted, there will be no error returned if the initial device number exceeds the relevant device range.


## 2) Universal model QCPU

The device range is checked.
When the device number is outside the device range, an operation error occurs.
For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


When D12287 is specified with the BMOV instruction, the target devices are D12287 and D12288. However, an operation error occurs because D12288 does not exist.
The device range is checked even though indexing is executed.
An error occurs when the head device number of the devices with indexing exceeds the device range.


With changing the settings of the PLC parameter on GX Developer, the device range is not checked. ${ }^{* 2}$
*2: $\quad$ For changing the settings of the PLC parameter on GX Developer, refer to the following manual. - QCPU User's Manual (Function Explanation, Program Fundamentals)
(c) Character string data

Because all character string data is of variable length, device range checks are performed.
In cases where the corresponding device range has been exceeded, an operation error will be returned.
For example, in a case where the data register has been allocated 12 k points, there will be an error if it exceeds D12287.


However, with CPUs other than Universal model QCPU, when indexing is executed and the head device number is outside the device range, no error occurs and the other devices are accessed.

When performing the following access in Universal model QCPU, an error (error code: 4101) occurs.

1) Access crossing the boundary of devices caused by indexing (range of A area)
The allocation order of individual devices is shown below:

2) Access crossing the boundary of file registers caused by indexing
3) Access to file registers ( $R, Z R$ ) without setting file register files
4) Access to file registers $(R, Z R)$ exceeded the range of file register files

Presetting PC parameter not to check indexing device range enables the Universal model QCPU not to detect an error in the above accesses from 1) to 4).
Detecting an error in the above accesses from 1) to 4), however, depends on the serial No. of Universal model QCPU.*2

| Setting device range in indexing | First 5 digits of serial No. for Universal model QCPU |  |
| :---: | :---: | :---: |
|  | Serial No."10021" or lower | Serial No."10022" or higer |
| Set | Detected errors in accesses 1) to 4) |  |
| Not set | Detected errors in accesses 2) to 4) | Not detected |

*2: For changing the settings of the PLC parameter on GX Developer, refer to the QnUCPU User's Manua (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

XPOINT
When indexing is executed only with Universal model QCPU, devices between internal user devices (SW) and file registers (R) cannot be skipped. (Error code: 4101).

For the how to change the internal user device allocation, referto User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
(d) Device range checks are conducted when indexing is performed by direct access output (DY).
(e) Set the following items so that the specification does not cross over theboundary between the internal user device and the extended data register (D) or extended link register (W).

- Index modification
- Indirect specification
- Specification for the instructions which target data block*1

*1 Data block indicates the following data.
- Data used in the instructions, such as FMOV, BMOV, BK+, which multiple words are targeted for operation
- Control data, composed of two or more words, specified in the instructions, such as SP.FWRITE, SP.FREAD
- Data whose data type is 32-bit or more (BIN 32-bit, real number, indirect address of the device)
(2) Device data check

Device data checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:
(a) When using BIN data

No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.
(b) When using BCD data

1) Each digit is check for $B C D$ value ( 0 to 9 ). An operation error is returned if individual digits are outside the 0 to 9 (A to $F$ ) range.
2) No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.
(c) When using floating-point data
3) An operation error occurs when the following operation results are returned with the single-precision floating-point operation instruction.
When the absolute value of the floating decimal point data is $1.0 \times 2^{-127}$ or lower When absolute value of floating decimal point data is $1.0 \times 2^{128}$ or higher
4) An operation error occurs when the following operation results are returned with the double-precision floating-point operation instruction.
When the absolute value of the floating decimal point data is $1.0 \times 2^{-1023}$ or lower When absolute value of floating decimal point data is $1.0 \times 2^{1024}$ or higher
(d) Using character string data

No data check is conducted.
(3) Buffer memory access

For accessing buffer memories, using instructions with intelligent function module devices (from Un\G0) is recommended.
(4) Multiple CPU shared memory access

For accessing multiple CPU shared memories, using instructions with multiple CPU shared devices (from U3En\G10000) is recommended.

### 3.7 Conditions for Execution of Instructions

The following four types of execution conditions exist for the execution of CPU module sequence instructions, basic instructions, and application instructions:

- Non-conditional execution...... Instructions executed without regard to the ON/OFF status of the device

Example LD X0, OUT Y10

- Executed at ON $\qquad$ Instructions executed while input condition is ON Example MOV instruction, FROM instruction
- Executed at leading edge . Instructions executed only at the leading edge of the input condition (when it goes from OFF to ON) Example PLS instruction, MOVP instruction.
- Executed at trailing edge $\qquad$ Instructions executed only at the trailing edge of the input condition (when it goes from ON to OFF) Example PLF instruction.

For coil or equivalent basic instructions or application instructions, where the same instruction can be designated for either execution at ON or leading edge execution, a "P" is added after the instruction name to specify the condition for execution.

- Instruction to be executed at ON Instruction name
- Instruction to be executed at leading edge Instruction name $+P$

Execution at ON and execution at leading edge for the MOV instruction are designated as follows:


### 3.8 Counting Step Number

The number of steps in CPU module sequence instructions, basic instructions, and application instructions differs depending on whether indirect setting of the device used is possible or not.
(1) Counting the number of basic steps

The basic number of steps for basic instructions and application instructions is calculated by adding the device number and 1.
For example, the "+ instruction" would be calculated as follows:

(2) Conditions for increasing the number of steps

The number of steps is increased over the number of basic steps in cases where a device is used that is designated indirectly or for which the number of steps is increased.
(a) When device is designated indirectly

In cases where indirect designation is done by @ , the number of steps is increased 1 step over the number of basic steps.
For example, when a 3-step MOV instruction is designated indirectly (example: MOV K4X0 @D0), one step is added and the instruction becomes 4 steps.
(b) Devices with additional steps (Except Universal model QCPU)

| Devices with Additional Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Intelligent function module device | 1 | MOV U4\G10 D0 |
| Multiple CPU shared device |  | MOV U3E1\G0 D0 |
| Link direct device |  | MOV J3\B20 D0 |
| Index register |  | MOV ZO D0 |
| Serial number access format file register |  | MOV ZR123 D0 |
| 32-bit constant |  | DMOV K123 D0 |
| Real constant |  | EMOV E0.1 D0 |
| Character string constant | For even numbers: (number of characters) / 2 <br> For odd numbers: <br> (number of characters +1)/2 | \$MOV "123" D0 |

(c) Devices with additional steps (Universal model QCPU(except Q00UJCPU))

1) Instructions applicable to subset processing

The following table shows steps depending on the devices.

| Instruction Symbols | Devices with Additional Steps | Added Steps <br> (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| LD,LDI,AND,ANI,OR,ORI, LDP,LDF,ANDP,ANDF,ORP,ORF | Serial number access format file register, Extended data register (D), Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device |  |  |
| LDPI,LDFI | Serial number access format file register, Extended data register (D), Extended link register (W) | 1(4) | 3 |
|  | Multiple CPU shared device |  |  |
| ANDPI,ANDFI,ORPI,ORFI | Serial number access format file register, Extended data register (D), Extended link register (W) | 1(5) | 4 |
|  | Multiple CPU shared device |  |  |
| SET | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device |  |  |
| OUT | Timer/Counter | 3(4) | 1 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(2) |  |
|  | Multiple CPU shared device |  |  |
| RST (bit device) | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device |  |  |
| RST (word device) | Timer/Counter (Bit/word device) | 2(4) | 2 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(3) |  |
|  | Multiple CPU shared device | 1(3) |  |
| $\begin{aligned} & \mathrm{LD}=, \mathrm{LD}<>, \mathrm{LD}<, \mathrm{LD}<=, \mathrm{LD}>, \mathrm{LD}>=, \\ & \mathrm{AND}=, \mathrm{AND}<>, \mathrm{AND}<, \mathrm{AND}<=, \mathrm{AND}>, \mathrm{AND}>=, \\ & \mathrm{OR}=, \mathrm{OR}<>, \mathrm{OR}<. \mathrm{OR}<=, \mathrm{OR}>, \mathrm{OR}>= \end{aligned}$ | Standard device register *2 | -1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 |  |
|  | Multiple CPU shared device |  |  |
| $\begin{aligned} & \text { LDD }=, \text { LDD }<>, \text { LDD }<, \text { LDD }<=, \text { LDD }>, \text { LDD }>=, \\ & \text { ANDD }=, \text { ANDD }<>, \text { ANDD }<, \text { ANDD }<=, \text { ANDD } \end{aligned},$ | Standard device register *2 | -1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 |  |
|  | Multiple CPU shared device |  |  |
|  | Decimal constant, hexadecimal constant, real constant |  |  |
| +,,,+P,-P,WAND,WOR,WXOR,WXNR, WANDP,WORP,WXORP,WXNRP <br> (2 devices) | Standard device register *2 | (D) :-1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) 1 1, (D) $: 3$ |  |
|  | Multiple CPU shared device |  |  |


| Instruction Symbols | Devices with Additional Steps | Added Steps <br> (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR, <br> DANDP,DORP,DXORP,DXNRP <br> (2 devices) | Standard device register *2 | (D) :-1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (S1) 1 1, (D) $: 3$ |  |
|  | Multiple CPU shared device |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51):1 |  |
| +,-,+P,-P,WAND,WOR,WXOR,WXNR, WANDP,WORP,WXORP,WXNRP ( 3 devices) ${ }^{* 1}$ | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51), (\$2) :1,(D) 2 | 3 |
|  | Multiple CPU shared device |  |  |
| D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR, DANDP,DORP,DXORP,DXNRP$(3 \text { devices })^{* 1}$ | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (S1) ,(52) :1, (D) :2 | 3 |
|  | Multiple CPU shared device |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51), (52):1 |  |
| *, *P, I, /P | Serial number access format file register Extended data register (D), Extended link register (W) | (51), (12) :1,(D) 2 | 3 |
|  | Multiple CPU shared device |  |  |
| D*, D*P, D/, D/P, E*, E*P | Serial number access format file register Extended data register (D), Extended link register (W) | (S1) ,(52) :1,(D) 2 | 3 |
|  | Multiple CPU shared device |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (S1), (52) 11 |  |


| Instruction Symbols | Devices with Additional Steps | Added Steps <br> (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| INC,INCP,DEC,DECP,DINC,DINCP, DDEC,DDECP | Index register/Standard device register *2 | -1 | 2 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 3 |  |
|  | Multiple CPU shared device |  |  |
| MOV,MOVP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 | 2 |
|  | Multiple CPU shared device |  |  |
| DMOV,DMOVP,EMOV,EMOVP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 | 2 |
|  | Multiple CPU shared device |  |  |
|  | Decimal constant, hexadecimal constant, real constant |  |  |
| BCD,BCDP,BIN,BINP,FLT,FLTP,CML,CMLP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) 1 1,(52) $: 2$ | 2 |
|  | Multiple CPU shared device |  |  |
| DBCD,DBCDP,DBIN,DBINP,INT,INTP,DINT, DINTP,DFLT,DFLTP,DCML,DCMLP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) 1 , (52) $: 2$ | 2 |
|  | Multiple CPU shared device |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51) $: 1$ |  |

*1: If the same device is used for (S1) and (52), the number of basic steps increases by one.
*2: $\quad$ The number of steps decreases with a standard device register.
When multiple standard device registers are used in an instruction applicable to subset processing, the number of steps decreases. The following table shows the number of steps for each instruction.

| Instruction Symbols | Locations Where Standard Device Register Is Used | Added Steps <br> (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{LD}=, \mathrm{LD}<>, \mathrm{LD}<, \mathrm{LD}<=, \mathrm{LD}>, \mathrm{LD}>=, \\ & \mathrm{AND}=, \mathrm{AND}<>, \mathrm{AND}<, \mathrm{AND}<=, \mathrm{AND}>, \mathrm{AND}>=, \\ & \mathrm{OR}=, \mathrm{OR}<>, \mathrm{OR}<\mathrm{OR}<=, \mathrm{OR}>, \mathrm{OR}>= \\ & \mathrm{LDD}=, \mathrm{LDD}<>, \mathrm{LDD}<, \mathrm{LDD}<=, \mathrm{LDD}>, \mathrm{LDD}>=, \\ & \text { ANDD=,,ANDD}<>, \mathrm{ANDD}<, \mathrm{ANDD}<=, \mathrm{ANDD}>, \\ & \text { AND>=,ORD=,ORD<>,ORD<,ORD<=,} \\ & \mathrm{ORD}>, \mathrm{ORD}>= \end{aligned}$ | (51) and (52) | -2(1) | 3 |
| +,-,+P,-P,D+,D-,D+P,D-P, <br> WAND,WOR,WXOR,WXNR, <br> DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (2 devices) | (51) and (D) | -2(1) | 3 |
| $+,-,+P,-P, D+, D-, D+P, D-P,$ <br> WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (3 devices)* ${ }^{* 1}$ | (S1), (52), and (D) | -2(1) |  |
|  | (51), or (52) and (D) | -1(2) |  |
|  | (51) and <br> (only when that device that the number of steps does not increase is specified for (D) | $\pm 0$ (3) | 3 |
|  | (S1) and <br> (only when a serial number access format file register is specified for (D) | +2(5) |  |

*1: If the same device is used for (S1) and (D), the number of basic steps increases by one.

| Instruction Symbols | Locations Where Standard Device Register Is Used | $\begin{gathered} \text { Added Steps } \\ \text { (Number of } \\ \text { Instruction Steps) } \end{gathered}$ | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| *, *P, I, IP | (51), (52), and (0) | -2(1) | 3 |
|  | (51), or (5) and (0) | -1 (2) |  |
| $D^{*}, D^{*} P, D /, ~ D / P, E^{*}, E^{*} P$ | (51), (52), and (0) | -2(1) | 3 |
|  | (51), or (52) and (0) | -1(2) |  |
|  | (S1) and <br> (only when that device that the number of steps does not increase is specified for (D) | $\pm 0$ (3) |  |
|  | and <br> (only when a serial number access format file register is specified for (D) | +2(5) |  |
| MOV,MOVP,DMOV,DMOVP,EMOV,EMOVP | (31) and (0) | -1(1) | 2 |
| BCD,BCDP,BIN,BINP,DBCD,DBCDP, DBIN,DBINP,FLT,FLTP,DFLT,DFLTP, INT,INTP,DINT,DINTP,CML,CMLP, DCML,DCMLP | (31) and (1) | -1(1) | 2 |

2) Except Instructions applicable to subset processing

The following table shows steps depending on the devices.

| Devices with Additional Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Intelligent function module device | 1 | MOV U4IG10 D0 |
| Multiple CPU shared device |  | MOV U3E1\G10000 D0 |
| Link direct device |  | MOV J3\B20 D0 |
| Index register / standard device register |  | MOV ZO D0 |
| Serial number access format file register |  | MOV ZR123 D0 |
| Extended data register(D) |  | MOV D123 |
| Extended link register(W) |  | MOV W123 |
| 32-bit constant |  | DMOV K123 D0 |
| Real constant |  | EMOV E0.1 D0 |
| Character string constant | For even number: (number of characters) / 2 <br> For odd numbers: (number of characters + 1) / 2 | \$MOV "123" D0 |

(d) In cases where the conditions described in (a) to (c) above overlap, the number of steps becomes a culmination of the two.

Example MOV If U1\G10 ZR123 has been designated, a total of 2 steps are added.


### 3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device

The following describes the operation for executing multiple instructions of the OUT, SET/RST, or PLS/PLF that use the same device in one scan.
(1) OUT instructions using the same device

Do not program more than one OUT instruction using the same device in one scan. If the OUT instructions using the same device are programmed in one scan, the specified device will turn ON or OFF every time the OUT instruction is executed, depending on the operation result of the program up to the relevant OUT instruction. Since turning ON or OFF of the device is determined when each OUT instruction is executed, the device may turn ON and OFF repeatedly during one scan. The following diagram shows an example of a ladder that turns the same internal relay (M0) with inputs X0 and X1 ON and OFF.
[Ladder]

[Timing Chart]


With the refresh type CPU module, when the output $(\mathrm{Y})$ is specified by the OUT instruction,
the ON/OFF status of the last OUT instruction of the scan will be output.
(2) SET/RST instructions using the same device
(a) The SET instruction turns ON the specified device when the execution command is ON and performs nothing when the execution command is OFF.
For this reason, when the SET instructions using the same device are executed two or more times in one scan, the specified device will be ON if any one of the execution commands is ON.
(b) The RST instruction turns OFF the specified device when the execution command is ON and performs nothing when the execution command is OFF.
For this reason, when the RST instructions using the same device are executed two or more times in one scan, the specified device will be OFF if any one of the execution commands is ON.
(c) When the SET instruction and RST instruction using the same device are programmed in one scan, the SET instruction turns ON the specified device when the SET execution command is ON and the RST instruction turns OFF the specified device when the RST execution command is ON.
When both the SET and RST execution commands are OFF, the ON/OFF status of the specified device will not be changed.
[Ladder]

[Timing Chart]


When using a refresh type CPU module and specifying output (Y) in the SET/RST instruction, the ON/OFF status of the device at the execution of the last instruction in the scan is returned as the output (Y).
(3) PLS instructions using the same device

The PLS instruction turns ON the specified device when the execution command is turned ON from OFF.
It turns OFF the device at any other time (OFF to OFF, ON to ON, or ON to OFF).
If two or more PLS instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned ON from OFF and turns OFF the device in other cases.
For this reason, if multiple PLS instructions using the same device are executed in a single scan, a device that has been turned ON by the PLS instruction may not be turned ON during one scan.
[Ladder]

[Timing Chart]

- The ON/OFF timing of the X0 and X1 is different. (The specified device does not turn ON throughout the scan.)

- The X0 and X1 turn ON from OFF at the same time.


When using a refresh type CPU module and specifying output $(Y)$ in the PLS instructions, the ON/OFF status of the device at the execution of the last PLS instruction in the scan is returned as the output $(\mathrm{Y})$.
(4) PLF instructions using the same device

The PLF instruction turns ON the specified device when the execution command is turned OFF from ON.
It turns OFF the device at any other time (OFF to OFF, OFF to ON, or ON to ON).
If two or more PLF instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned OFF from ON and turns OFF the device in other cases.
For this reason, if multiple PLF instructions using the same device are executed in a single scan, a device that has been turned ON by the PLF instruction may not be turn ON during one scan.
[Ladder]


## [Timing Chart]

- The ON/OFF timing of the X0 and X1 is different. (The specified device does not turn ON throughout the scan.)

- The X 0 and X 1 turn OFF from ON at the same time.


When using a refresh type CPU module and specifying output $(Y)$ in the PLF instructions, the ON/OFF status of the device at the execution of the last PLF instruction in the scan is returned as the output ( Y ).

### 3.10 Precautions for Use of File Registers

This section explains the precautions for use of the file registers in the QCPU.
(1) CPU modules that cannot use file registers

The Q00JCPU and Q00UJCPU cannot use the file registers. When using the file registers, use the CPU module of other than the Q00JCPU and Q00UJCPU.
(2) Setting of file registers to be used

When using the file registers, the file registers to be used must be set with the PLC parameter or QDRSET instruction. (The PLC parameters of the Q00CPU and Q01CPU need not be set since they are preset to "Use file register".) If the file registers to be used have not been set, normal operation cannot be performed with the instructions that use the file registers.

Even when file registers to be used are not set in the PLC parameter, a program that uses file registers can be created. For the CPU module other than the Universal model QCPU, an error does not occur when that program is written to the CPU module.
However, note that the correct data cannot be written/read to/from the file register. For the Universal model QCPU, an error occurs if the program where file registers are used is executed.
(3) Securing of file register area
(a) High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU
When using file registers, register the file registers to the standard RAM/memory card to secure the file register area.
(b) Basic Model QCPU (except Q00JCPU)

The file register area has been secured in the standard RAM beforehand. The user need not secure the file register area.

The following table indicates the memories that can use the file registers in each CPU module.

|  | High Performance model QCPU <br> Process CPU <br> Memory <br> Redundant CPU <br> Universal model QCPU | Basic Model QCPU <br> (except Q00JCPU) |
| :--- | :---: | :---: |
| Standard RAM | $\bigcirc$ | $\bigcirc$ |
| Memory card *1 *2 | $\bigcirc * 3$ | $\times$ |

O: Can be registered, $\times$ : Cannot be registered.
*1: When the flash memory is used, only read from the file registers can be performed. (Write to the flash ROM cannot be performed.)
*2: When the $E^{2}$ PROM is used, write to the $E^{2}$ PROM can be performed with the PROMWR instruction.
*3: Unusable for the Q00UCPU and Q01UCPU.

For the file register setting method and file register area securing method, refer to User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
(4) Designation of file register number in excess of the registered number of points
(a) CPUs other than Universal model QCPU

An error will not occur if data are written or read to or from the file registers that have numbers greater than the registered number of points. However, note that the read/write of correct data to/from the file registers cannot be performed.
(b) Universal model QCPU

When data are written to or read from the file registers that are not registered, an error occurs. (Error code: 4101)
(5) File register specifying method

There are the block switching method and serial number access method to specify the file registers.
(a) Block switching method

In the block switching method, specify the number of used file register points in units of 32 k points (one block). For file registers of 32 k points or more, specify the file registers by switching the block No. to be used with the RSET instruction. Specify each block as R0 to R32767.

(b) Serial number access method

In the serial number access method, specify the file registers beyond 32k points with consecutive device numbers. The file registers of multiple blocks can be used as consecutive file registers. Use "ZR" as the device name.

(6) Settings and restrictions when refreshing file registers
(a) Settings

The settings of refresh devices are as follows.

- Refresh settings for CC-Link IE controller network
- Refresh settings for MELSECNET/H
- Refresh settings for CC-Link
- Auto refresh settings for the intelligent function module
- Auto refresh settings for the multiple CPU system
(b) Restrictions

The restrictions when specifying file registers to refresh devices are as follows.

1) Refresh cannot be performed correctly if the use of file register which has the same name as the program is specified by the PLC parameter.
When the file register which has the same name as the program is used, refresh is performed to the data of the file register having the same name as the program that is set at the last number in the [Program] tab page of PLC parameter. To read/write the refresh data, specify the file register to the refresh device after switching the file register to the corresponding one with the QDRSET instruction.
2) Refresh cannot be performed correctly if the file name of file register or the drive number is changed by the QDRSET instruction.

If the file name of file register or the drive number is changed by the QDRSET instruction, link refresh is performed to the data of the setting file at the time of the END instruction execution. To read/write the refresh data, specify the file register of the setting file at the time of the END instruction execution. If the drive number is changed by the QDRSET instruction when "ZR" is specified for the device in the CPU modules other than the Universal model QCPU, an error (LINK PARA ERROR (3101)) occurs. (Note that an error does not occur when " R " is specified for the device.)
3) When a block number is switched by the RSET instruction, refresh is performed to the data of the file register ( R ) in the switched block number. When a block number is switched by the RSET instruction, refresh is performed to the data of the file register (R) in the block number at the time of the END instruction execution. To read/write the refresh data, specify the file register of the block number at the time of the END instruction execution.
(7) Precautions when file registers in the flash memory are used This section explains the precautions for use of the flash memory.
(a) The following flash memory can be used.
-Flash card
(b) File registers in the flash memory can be only read in a sequence program. (Write to the flash memory cannot be performed in a sequence program.)


When using the flash memory for the file registers, write data in advance. Using GX Developer, write data to the flash card.

MEMO

## HOW TO READ INSTRUCTIONS

The description of instructions that are contained in the following chapters are presented in the following format.


1) Code used to write instruction (instruction symbol).
2) Section number and general category of instructions described.
3) Shows if instructions are enabled or disabled for each CPU module type.

| Icon |  |  |  |  | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Universal model QCPU | $\begin{gathered} \text { Basic model } \\ \text { QCPU } \end{gathered}$ | High Performance model QCPU | Process CPU | Redundant CPU |  |
| Universal | Basic | High pefiformance | Process | Redundant | A normal icon means the corresponding instruction can be used. |
| Ver. Universal | Ver. <br> Basic | Ver. <br> High <br> performance | Ver. <br> Process | Ver. <br> Redundant | The icon with Ver. means the instruction can be used with some restrictions (e.g., function version, software version). |
|  |  |  |  |  | The icon with $\times$ (cross) means the corresponding instruction cannot be used. |


4) Indicates ladder mode expressions and execution conditions for instructions.

| Execution Condition | Non-conditional Execution | Executed while ON | Executed One Time at ON | Executed while OFF | Executed One Time at OFF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Code recorded on description page | No symbol recorded | $\sqrt{\square}$ |  |  | $\square$ |

5) Indicates the data set for each instruction and the data type.

| Data Type | Meaning |
| :--- | :--- |
| Bit | Bit data or head number in bit data |
| BIN 16 bits | BIN 16-bit data or head number in word device |
| BIN 32 bits | BIN 32-bit data or head number in double word device |
| BCD 4-digit | 4-digit BCD data |
| BCD 8-digit | 8-digit BCD data |
| Real number | Floating decimal point data |
| character string | Character string data |
| Device name | Device name data |

6) Devices which can be used by the instruction in question are indicated with circle. The types of devices that can be used are as indicated below:

| Setting Data | Internal Devices (System, User) |  | File <br> Register <br> R, ZR | Link direct device *4 Ј"..al: |  | Intelligent function module U:..iga: | Index register$\mathrm{Zn}$ | Constant *5 | Others *5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| Applicable devices *1 | $\begin{aligned} & \text { X, Y, M, L, } \\ & \text { SM, F, } \\ & \text { B, SB, } \\ & \text { FX, FY *2 } \end{aligned}$ | $\begin{aligned} & \text { T, ST, C, *3 } \\ & \text { D, W, SD, } \\ & \text { SW, FD, } \end{aligned}$ @ [ $\square$ | R, ZR |  | $\begin{aligned} & \text { JiJW } \\ & \text { J.jisw } \end{aligned}$ |  | Z | K, H, E, \$ | $\begin{aligned} & \mathrm{P}, \mathrm{I}, \mathrm{~J}, \mathrm{U}, \\ & \mathrm{DX}, \mathrm{DY}, \mathrm{~N}, \\ & \mathrm{BL}, \mathrm{TR}, \\ & \mathrm{BL} \text { I S,V } \end{aligned}$ |

*1: For the description for the individual devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or $\mathrm{Qn}(\mathrm{H}) / \mathrm{QnPH} / \mathrm{QnPRHCPU}$ User's Manuall (Function Explanation, Program Fundamentals)
*2: FX and FY can be used only for bit data, and FD only for word data.
*3: When T, ST and C are used for other than the instructions below, only word data can be used. (Bit data cannot be used.)
[Instructions that can be used with bit data]
LD, LDI, AND, ANI, OR, ORI, LDP, LDF, ANDP, ANDF, ORP, ORF,LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI, OUT, RST
*4: Usable with the CC-Link IE controller network, MELSECNET/H, and MELSECNET/10.
*5: Devices which can be set are recorded in the "Constant" and the "Other" columns.
7) Indicates the function of the instruction.
8) Indicates conditions under which error is returned, and error number. See Section 3.6 for errors not included here.
9) Indicates both ladder and list for simple program example. Also indicates the types of individual devices used when the program is executed.

## 5 <br> SEQUENCE INSTRUCTIONS

| Category | Processing Details | Reference <br> Section |
| :--- | :--- | :--- |
| Contact instruction | Operation start, series connection, parallel connection | Section 5.1 |
| Association instruction | Ladder block connection, creation of pulses from operation <br> results, store/read operation results | Section 5.2 |
| Output instruction | Bit device output, pulse output, output reversal | Section 5.3 |
| Shift instruction | Bit device shift | Section 5.4 |
| Master control instruction | Master control | Section 5.5 |
| Termination instruction | Program termination | Section 5.6 |
| Other instruction | Program stop, instructions such as no operation which do not <br> fit in the above categories | Section 5.7 |

### 5.1 Contact Instructions

### 5.1.1 Operation start, series connection, parallel connection (LD,LDI,AND,ANI,OR,ORI)


(s) : Devices used as contacts (bits)


Function
LD, LDI
(1) LD is the A contact operation start instruction, and LDI is the B contact operation start instruction. They read ON/OFF information from the designated device*1 , and use that as an operation result.
*1: When a bit designation is made for a word device, the device turns ON or OFF depending on the $1 / 0$ status of the designated bit.

## AND, ANI

(1) AND is the A contact series connection instruction, and ANI is the B contact series connection instruction. They read the ON/OFF data of the designated bit device ${ }^{* 2}$, perform an AND operation on that data and the operation result to that point, and take this value as the operation result.
*2: When a bit designation is made for a word device, the device turns ON or OFF depending on the $1 / 0$ status of the designated bit.
(2) There are no restrictions on the use of AND or ANI, but the following applies with a peripheral device used in the ladder mode:
(a) Write .........When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed.
(b) Read.........When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed. If the number exceeds 24 stages, up to 24 will be displayed.

## OR, ORI

(1) OR is the A contact single parallel connection instruction, and ORI is the B contact single parallel connection instruction. They read ON/OFF information from the designated device ${ }^{* 3}$, and perform an OR operation with the operation results to that point, and use the resulting value as the operation result.
*3: When a bit designation is made for a word device, the device turns ON or OFF depending on the $1 / 0$ status of the designated bit.
(2) There are no limits on the use of OR or ORI, but the following applies with a peripheral device used in the ladder mode.
(a) Write ......... OR and ORI can be used to create connections of up to 23 ladders.
(b) Read......... OR and ORI can be used to create connections of up to 23 ladders.

The 24th or subsequent ladders cannot be displayed properly.

## Remark

Word device bit designations are made in hexadecimal.
Bit b11 of D0 would be D0.0B.
See 3.2.1 for more information on word device bit designation.

## O Operation Error

(1) There are no operation errors with LD, LDI, AND, ANI, OR, or ORI instruction.

## $\triangle$ Program Example

(1) A program using the LD, AND, OR, and ORI instructions.

(2) A program linking contacts using the ANB and ORB instructions.
[Ladder Mode]

(3) A parallel program with the OUT instruction.
[Ladder Mode]
(Y3
[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | $\stackrel{\text { LD }}{\text { OUT }}$ | $x_{5}$ |
| 2 | AND | $\times 8$ |
| 3 | OUT | Y36 |
| 4 | AN | $\times 9$ |
| 5 6 | OUT | Y37 |

### 5.1.2 Pulse operation start, pulse series connection, pulse parallel connection (LDP,LDF,ANDP,ANDF,ORP,ORF)



## LDP, LDF

(1) LDP is the leading edge pulse operation start instruction, and is ON only at the leading edge of the designated bit device (when it goes from OFF to ON). If a word device has been designated, it is ON only when the designated bit changes from 0 to 1.
In cases where there is only an LDP instruction, it acts identically to instructions for the creation of a pulse that are executed during $\mathrm{ON}(\cdots \mathrm{P})$.

(2) LDF is the trailing edge pulse operation start instruction, and is ON only at the trailing edge of the designated bit device (when it goes from ON to OFF).
If a word device has been designated, it is ON only when the designated bit changes from 1 to 0 .

## ANDP, ANDF

(1) ANDP is a leading edge pulse series connection instruction, and ANDF is a trailing edge pulse series connection instruction. They perform an AND operation with the operation result to that point, and take the resulting value as the operation result.
The ON/OFF data used by ANDP and ANDF are indicated in the table below:

| Device Specified in ANDP or ANDF |  | ANDP State | ANDF State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  |  |
| OFF to ON | 0 to 1 |  | OFF |
| OFF | 0 | OFF |  |
| ON | 1 |  |  |
| ON to OFF | 1 to 0 |  | ON |

## ORP, ORF

(2) ORP is a leading edge pulse parallel connection instruction, and ORF is a trailing edge pulse serial connection instruction. They perform an OR operation with the operation result to that point, and take the resulting value as the operation result.
The ON/OFF data used by ORP and ORF are indicated in the table below:

| Device Specified in ORP or ORF |  | ORP State | ORF State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  |  |
| OFF to ON | 0 to 1 | ON | OFF |
| OFF | 0 | OFF |  |
| ON | 1 |  | ON |
| ON to OFF | 1 to 0 |  |  |

## Operation Error

(1) There are no operation errors with LDP, LDF, ANDP, ANDF, ORP, or ORF instruction.

## $\triangle$ Program Example

(1) The following program executes the MOV instruction at input XO , or at the leading edge of b10 (bit 11) of data register D0.
[Ladder Mode]

[List Mode]


[^1]
### 5.1.3 Pulse NOT operation start, pulse NOT series connection, pulse NOT parallel connection (LDPI,LDFI,ANDPI,ANDFI,ORPI,ORFI)


(S) : Devices used as contacts (bits)

| Setting Data | Inter | vices | R, ZR | J\%! |  | U....ic:...: | Zn | Constants | Other DX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

(2) LDFI is the trailing edge pulse NOT operation start instruction that is on only at the trailing edge of the specified bit device (when the bit device goes from off to on) or when the bit device is on or off. If a word device has been specified, LDFI is on only when the specified bit is 0,1 , or changes from 0 to 1 .

| Device Specified in LDPI or LDFI |  | LDPI State | LDFI State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  | ON |
| OFF to ON | 0 to 1 | OFF | ON |
| OFF | 0 | ON | ON |
| ON | 1 | ON | ON |
| ON to OFF | 1 to 0 | ON | OFF |

## ANDPI, ANDFI

(1) ANDPI is a leading edge pulse NOT series connection, and ANDFI is a trailing pulse NOT series connection. ANDPI and ANDFI execute an AND operation with the previous operation result, and take the resulting value as the operation result.
The on or off data used by ANDPI and ANDFI are indicated in the table below.

| Device Specified in ANDPI or ANDFI |  | LDPI State | LDFI State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  | ON |
| OFF to ON | 0 to 1 | OFF | ON |
| OFF | 0 | ON | ON |
| ON | 1 | ON | ON |
| ON to OFF | 1 to 0 | ON | OFF |

## ORPI, ORFI

(1) ORPI is a leading edge pulse NOT parallel connection, and ORFI is a trailing pulse NOT parallel connection. ORPI and ORFI execute an OR operation with the previous operation result, and take the resulting value as the operation result.
The on or off data used by ORPI and ORFI are indicated in the table below.

| Device Specified in ORPI or ORFI |  | ORPI State | ORFI State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  | ON |
| OFF to ON | 0 to 1 | OFF | ON |
| OFF | 0 | ON | ON |
| ON | 1 | ON | ON |
| ON to OFF | 1 to 0 | ON | OFF |

## Operation Error

(1) There are no operation errors with LDPI, LDFI, ANDPI, ANDFI, ORPI, or ORFI instruction.

## $\square$ Program Example

(1) The following program stores 0 into D0 when X0 is on, off, or turns from on to off, or M0 is on, off, or turns from off to on.
[Ladder Mode]


## [List Mode]


(2) The following program stores 0 into D0 when X0 is on and b10 (bit 11) of D0 is on, off, or turns from on to off.

Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 1 | ANDPI | DO. A |
| 5 | MOV | K0 D0 |
| 7 | END |  |

### 5.2 Association Instructions

### 5.2.1 Ladder block series connection and parallel connection (ANB,ORB)



## Function

## ANB

(1) Performs an AND operation on block $A$ and block $B$, and takes the resulting value as the operation result.
(2) The symbol for ANB is not the contact symbol, but rather is the connection symbol.
(3) When programming in the list mode, up to 15 ANB instructions (16 blocks) can be written consecutively.
ORB
(1) Conducts an OR operation on Block $A$ and Block $B$, and takes the resulting value as the operation result.
(2) ORB is used to perform parallel connections for ladder blocks with two or more contacts. For ladder blocks with only one contact, use OR or ORI; there is no need for ORB in such cases.

(3) The ORB symbol is not the contact symbol, but rather is the connection symbol.
(4) When programming in the list mode, it is possible to use up to 15 ORB instructions successively (16 blocks).

## Operation Error

(1) There are no operation errors associated with ANB or ORB instruction.

## $\triangle$ Program Example

(1) A program using the ANB and ORB instructions.
[Ladder Mode]

[List Mode]


### 5.2.2 Operation results push,read,pop (MPS,MRD,MPP)



## Function

## MPS

(1) Stores the memory of the operation result (ON or OFF) immediately prior to the MPS instruction.
(2) Up to 16 MPS instructions can be used successively.

If the MPP instruction is used during this process, the number of uses calculated for the MPS instruction will be decremented by one.

## MRD

(1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.

## MPP

(1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.
(2) Clears the operation results stored by the MPS instruction.
(3) Subtracts 1 from the number of MPS instruction times of use.

1. The following shows ladders both using and not using the MPS, MRD, and MPP instructions.

## Ladder Using the MPS, MRD and MPP Instruction Ladder not Using MPS, MRD, and MPP Instructions


2. The MPS and MPP instructions must be used the same number of times. Failure to observe this will not correctly display the ladder in the ladder mode of the peripheral device.

## O Operation Error

(1) There are no errors associated with the MPS, MRD, or MPP instruction.

## Program Example

(1) A program using the MPS, MRD, and MPP instructions.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 1) 0 | LD | X1C |
| 1) $\frac{1}{2}$ | MPS | M8 |
| 3 | OUT | Y30 |
| 2) 4 | MPP |  |
| 2) $\begin{aligned} & 5 \\ & 6\end{aligned}$ | OUT | $Y 31$ $\times 10$ |
| 3) 7 | MPS |  |
|  | AND | M9 |
| 4) 9 | MPS |  |
| ) $\begin{aligned} & 10 \\ & 11\end{aligned}$ | AND OUT | $\begin{aligned} & \text { M68 } \\ & \text { Y32 } \end{aligned}$ |
| 5) 12 | MPP |  |
| 5) $\begin{array}{r}13 \\ 14\end{array}$ | ${ }^{\text {AND }}$ | T0 |
| 6) 15 | MPP | Y33 |
| 6) 16 | OUT | Y34 |
| 17 | LD | X1E |
| 18 | AND | M81 |
| 7) 19 | MPS |  |
|  | AND | M96 |
| 8) $\begin{array}{r}21 \\ 22\end{array}$ | OUT | Y35 |
| 8) 23 | AND | M97 |
| 24 | OUT | Y36 |
|  | MRD |  |
| -) 26 | AND OUT | $\begin{aligned} & \text { M98 } \end{aligned}$ |
| 10) 28 | MPP |  |
| 10) 29 | OUT | Y38 |
| 30 | END |  |

(2) A program using the MPS and MPP instructions successively. [Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | XO |
| 1 | MPS |  |
| 2 | AND | X1 |
| 3 | MPS |  |
| 4 | AND | X2 |
| 5 | MPS |  |
| 6 | AND | X3 |
| 7 | MPS |  |
| 8 | AND | X4 |
| 9 | MPS |  |
| 10 | AND | X5 |
| 11 | MPS |  |
| 12 | AND | X6 |
| 13 | MPS |  |
| 14 | AND | X7 |
| 15 | MPS |  |
| 16 | AND | X8 |
| 17 | MPS |  |
| 18 | AND | X9 |
| 19 | MPS |  |
| 20 | AND | XOA |
| 21 | OUT | YO |
| 22 | MPP |  |
| 23 | OUT | Y41 |
| 24 | MPP |  |
| 25 | OUT | Y42 |
| 26 | MPP |  |
| 27 | OUT | Y43 |
| 28 | MPP |  |
| 29 | OUT | Y44 |
| 30 | MPP |  |
| 31 | OUT | Y45 |
| 32 | MPP |  |
| 33 | OUT | Y46 |
| 34 | MPP |  |
| 35 | OUT | Y47 |
| 36 | MPP |  |
| 37 | OUT | Y48 |
| 38 | MPP |  |
| 39 | OUT | Y49 |
| 40 | MPP |  |
| 41 | OUT | Y4A |
| 42 | END |  |

### 5.2.3 Operation results inversion (INV)

## Basic $\begin{gathered}\text { High } \\ \text { pefiom }\end{gathered}$ <br> High <br> Process Redundant Universal



| Setting Data | Inter | vices | R, ZR | J....... |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

Inverts the operation result immediately prior to the INV instruction.

| Operation Result Immediately Prior to the <br> INV Instruction | Operation Result Following the Execution of <br> the INV Instruction |
| :---: | :---: |
| OFF | ON |
| ON | OFF |

## Operation Error

(1) There are no operation errors associated with the INV instruction.

## $\triangle$ Program Example

(1) A program which inverts the X0 ON/OFF data, and outputs from Y10.
[Ladder Mode]
[List Mode]
3 [CND

[Timing Chart]


XPOINT

1. The INV instruction operates based on the results of calculation made until the INV instruction is given. Accordingly, use it in the same position as that of the AND instruction.
The INV instruction cannot be used at the LD and OR positions.
2. When a ladder block is used, the operation result is inverted within the range of the ladder block. To operate a ladder using the INV instruction in combination with the ANB instruction, pay attention to the range that will be inverted.



For details of the ANB instruction, refer to Section 5.2.1

### 5.2.4 Operation result conversions (MEP,MEF)



| Setting <br> Data | Internal Devices |  | R, ZR | J.alind |  | U:.ila | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |

## IT Function

## MEP

(1) If operation results up to the MEP instruction are leading edge (from OFF to ON), goes ON (continuity status).
If operation results up to the MEP instruction are anything other than leading edge, goes OFF (non-continuity status).
(2) Use of the MEP instruction simplifies pulse conversion processing when multiple contacts are connected in series.

## MEF

(1) If operation results up to the MEF instruction are trailing edge (from ON to OFF), goes ON (continuity status).
If operation results up to the MEF instruction are anything other than trailing edge, goes OFF (non-continuity status).
(2) Use of the MEF instruction simplifies pulse conversion processing when multiple contacts are connected in series.

## Operation Error

(1) There are no operation errors associated with the MEP or MEF instruction.

## Program Example

(1) A program which performs pulse conversion to the operation results of X 0 and X 1 [Ladder Mode]
[List Mode]

## ®POINT

1. The MEP and MEF instructions will occasionally not function properly when pulse conversion is conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions. If pulse conversion is to be conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions, use the EGP/EGF instructions.
2. Because the MEP and MEF instructions operate with the operation results immediately prior to the MEP and MEF instructions, the AND instruction should be used at the same position. The MEP and MEF instructions cannot be used at the LD or OR position.



| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 1 | AND | X 1 |
| 2 | MEP | MO |
| 4 | END | W0 |

### 5.2.5 Pulse conversions of edge relay operation results (EGP,EGF)


(D): Edge relay number where operation results are stored (bits)


## Function

## EGP

(1) Operation results up to the EGP instruction are stored in memory by the edge relay (V).
(2) Goes ON (continuity status) at the leading edge (OFF to ON) of the operation result up to the EGP instruction.
If the operation result up to the EGP instruction is other than a leading edge (i.e., from ON to ON, ON to OFF, or OFF to OFF), it goes OFF (non-continuity status).
(3) The EGP instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
(4) The EGP instruction can be used like an AND instruction.

## EGF

(1) Operation results up to the EGF instruction are stored in memory by the edge relay (V).
(2) Goes ON at the trailing edge (from ON to OFF) of the operation result up to the EGF instruction.
If the operation result up to the EGF instruction is other than a trailing edge (i.e., from OFF to ON, ON to ON, or OFF to OFF), it goes OFF (non-continuity status).
(3) The EGF instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
(4) The EGF instruction can be used like an AND instruction.

## Operation Error

(1) There are no operation errors associated with the EGP or EGF instruction.

## $\square$ Program Example

(1) A program using the EGP instruction in the subroutine program using the EGD instruction [Ladder Mode]
[List Mode]

[Operation]


## POINT

1. Since the EGP and EGF instructions are executed according to the operation results performed immediately before the EGP/EGF instructions, these instructions must be used at the same position as the AND instruction.
(Refer to Section 5.1.1.)
The EGP and EGF instruction cannot be used at the position of the LD or OR instruction.
2. EGP and EGF instructions cannot be used at the ladder block positions shown below.


### 5.3 Output Instructions

### 5.3.1 Out instruction (excluding timers, counters, and annunciators) (OUT)

## Basic Hiphomance Process Redundant Universal


(D) : Number of the device to be turned ON and OFF (bits)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | O (Other than T, C, or F) |  | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |

## Function

(1) Operation results up to the OUT instruction are output to the designated device.
(a) When Using Bit Devices

| Operation Results | Coil |
| :---: | :---: |
| OFF | OFF |
| ON | ON |

(b) When Bit Designation has been Made for Word Device

| Operation Results | Bit Designated |
| :---: | :---: |
| OFF | 0 |
| ON | 1 |

## 0 Operation Error

(1) There are no operation errors associated with the OUT instruction.

## $\square$ Program Example

(1) When using bit devices
[Ladder Mode]
[List Mode]

(2) When bit designation has been made for word device [Ladder Mode]
[List Mode]


## Remark

The number of basic steps for the OUT instructions is as follows:

- When using internal device or file register (R)
- When using direct access output (DY) : 2
-When using serial number access format file register
(Only for Universal model QCPU)
(Other than Universal model QCPU) : 3
- Devices other than above :3


### 5.3.2 Timers (OUT T,OUTH T)


(D) : Timer number (bit)

Set value : Value set for timer (BIN 16 bits *1)

| Setting Data | Internal Devices |  | R, ZR |  |  |  | Zn | Constants K | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | O (Only T) | - | - | - |  | - | - | - | - |
| Set value | - | (Other than T, C) | $\bigcirc$ | - |  |  | - | *2 | - |

*1: The value setting for the timer cannot be designated indirectly.


See Section 3.4 for further information on indirect designation.
*2: Timer values can be set only as a decimal constant (K). Hexadecimal constants (H) and real numbers cannot be used for timer settings.

## Function

(1) When the operation results up to the OUT instruction are ON, the timer coil goes ON and the timer counts up to the value that has been set; when the time up status (total numeric value is equal to or greater than the setting value), the contact responds as follows:

| A Contact | Continuity |
| :---: | :---: |
| B Contact | Non-continuity |

(2) The contact responds as follows when the operation result up to the OUT instruction is a change from ON to OFF:

| Type of Timer | Timer Coil | Present Value of Timer | Prior to Time Up |  | After Time Up |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A Contact | B Contact | A Contact | B Contact |
| Low speed timer | OFF | 0 | Non-continuity | Continuity | Non-continuity | Continuity |
| High speed timer |  |  |  |  |  |  |
| Low speed retentive timer | OFF | Maintains the present value | Non-continuity | Continuity | Continuity | Non-continuity |
| High speed retentive timer |  |  |  |  |  |  |

(3) To clear the present value of a retentive timer and turn the contact OFF after time up, use the RST instruction.
(4) A negative number $(-32768$ to -1$)$ cannot be set as the setting value for the timer. ${ }^{* 3}$ If the setting value is 0 , the timer will time out when the time the OUT instruction is executed.
*3: When specifying a setting value for the timer using a word device ( $\mathrm{D}, \mathrm{W}, \mathrm{R}, \mathrm{ZR}, \mathrm{J}$ ) or the value is in the setting range is not checked. Check the value in the user program so that a negative number is not set.
(5) The following processing is conducted when the OUT instruction is executed:

- OUT T coil turned ON or OFF
- OUT T. contact turned ON or OFF
- OUT T present value updated

In cases where a JMP instruction or the like is used to jump to an OUT T.j instruction while the OUT T.j instruction is ON, no present value update or contact ON/OFF operation is conducted.

Also, if the same OUT T.j instruction is conducted two or more times during the same scan, the present value of the number of repetitions executed will be updated.
(6) Indexing for timer coils or contacts can be conducted only by Z0 or Z1.

Timer setting value has no limitation for indexing.

## Remark

1. Timer's time limit

Time limit of the timer is set in the PLC system of the PLC parameter dialog box.

| Type of Timer | QCPU |  |
| :--- | :---: | :---: |
|  | Setting Range | Setting Unit |
| Low speed timer <br> Low speed retentive timer | 1 ms to 1000 ms <br> (Default: 100 ms ) | 1 ms |
| High speed timer <br> High speed retentive timer | 0.1 ms to 100.0 ms <br> (Default: 10.0 ms ) | 0.1 ms |

2. For information on timer counting methods, User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
3. The number of basic steps of the OUT C instruction is 4.

## Operation Error

(1) There are no operation errors associated with the OUT T instruction.

## Caution

(1) When creating a program in which the operation the timer contact triggers the operation of other timer, create the program for the timer that operates later first.
In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.

- If the set value is smaller than a scan time.
- If " 1 " is set


## Example

- For timers T0 to T2, the program is created in the order the timer operates later.

- For timers T0 to T2, the program is created in the order of timer operation.



## $\triangle$ Program Example

(1) The following program turns Y 10 and Y 14 ON 10 seconds after X 0 has gone ON .
[Ladder Mode]
[List Mode]


| Instruction |  | Device |
| :--- | :--- | :---: |
| LD | XO |  |
| OUT | T1 | K100 |
| LD | T11 |  |
| OUT | Y10 |  |
| OUT | Y14 |  |
| END |  |  |

(2) The following program uses the BCD data at X10 to X1F as the timer's set value. [Ladder Mode]


## [List Mode]


(3) The following program turns Y10 ON 250 ms after X0 goes ON.
[Ladder Mode]
[List Mode]

*4: The setting value of the high-speed timer indicates its default time limit ( 10 ms ).

### 5.3.3 Counter (OUT C)


(D) : Counter number (bits)

Set value : Counter setting value (BIN 16 bits $^{* 1}$ )

| Setting Data | Internal Devices |  | R, ZR | 小算: |  | U...igan | Zn | Constants K | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | (Only C) | - | - | - |  | - | - | - | - |
| Set value | - | (Other than $\mathrm{T}, \mathrm{C}$ ) | $\bigcirc$ | - |  |  | - | $\bigcirc * 2$ | - |

*1: Counter value cannot be set by indirect designation.


See Section 3.4 for further information on indirect designation.
*2: Counter value can be set only with a decimal constant (K). A hexadecimal constant $(\mathrm{H})$ or a real number cannot be used for the counter value setting.

## Function

(1) When the operation results up to the OUT instruction change from OFF to ON, 1 is added to the present value (count value) and the count up status (present value $\geqq$ set value), and the contacts respond as follows:

| A Contact | Continuity |
| :---: | :---: |
| B Contact | Non-continuity |

(2) No count is conducted with the operation results at ON. (There is no need to perform pulse conversion on count input.)
(3) After the count up status is reached, there is no change in the count value or the contacts until the RST instruction is executed.
(4) A negative number ( -32768 to -1 ) cannot be set as the setting value for the timer. If the set value is 0 , the processing is identical to that which takes place for 1.
(5) Indexing for the counter coil and contact can use only Z0 and Z1.

Counter setting value has no limitation for indexing.

1. For counter counting methods, refer to the User's Manual
(Functions Explanation, Program Fundamentals) for the CPU module used.
2. The number of basic steps of the OUT C. instruction is 4.

## Operation Error

(1) There are no operation errors associated with the OUT C. instruction.

## Program Example

(1) The following program turns Y 30 ON after X 0 has gone ON 10 times, and resets the counter when X1 goes ON.
[Ladder Mode]

[List Mode]

(2) The following program sets the value for C 10 at 10 when X 0 goes ON , and at 20 when X 1 goes ON. [Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | xo |
| 1 | ANI | $\times 1$ |
| 2 | MOVP | K10 D0 |
| 4 | LD | X1 |
| 5 | ANI | X0 |
| 6 | MOVP | $\mathrm{K} 20 ~ D ~_{\text {d }}$ |
| 8 | LD | $\times 3$ |
| 9 | OUT | C10 D0 |
| 13 14 | ${ }_{\text {LD }}$ | C10 $Y$ |
| 15 | END | Y30 |

### 5.3.4 Annunciator output (OUT F)

## Basic Hiligh <br> Proces Redundant Universal


(D) : Number of the annunciator to be turned ON (bits)


## Function

(1) Operation results up to the OUT instruction are output to the designated annunciator.
(2) The following responses occur when an annunciator $(F)$ is turned $O N$.

- The "USER"/"ERR." LED goes ON.
- The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
- The value of SD63 is incremented by 1.
(3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.
(4) The following responses occur when the annunciator is turned OFF by the OUT instruction. The coil goes OFF, but there are no changes in the status of the "USER" / "ERR." LED and the contents of the values stored in SD63 to SD79.

Use the RST F. instruction to make the "USER"/"ERR." LED go OFF as well as to delete the annunciator which was turned OFF by the OUT F? instruction from SD63 to SD79.

## O Operation Error

(1) There are no operation errors associated with the OUT F instruction.

Remark

1. For details of annunciators, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
2. The number of basic steps for the OUT module F instruction is 2.
3. The table below shows which CPU module features either the LED display device on front of the CPU module or "USER" LED.

| Type of LED | CPU Module Type Name |
| :--- | :--- |
| "USER" LED | High Performance model QCPU, Process CPU, Redundant <br> CPU, Universal model QCPU |
| "ERR." LED | Basic model QCPU |

## $\square$ Program Example

(1) The following program turns F7 ON when X 0 goes ON , and stores the value 7 from SD64 to SD79.
[Ladder Mode]

[Operation]

[List Mode]


### 5.3.5 Setting devices (except for annunciators) (SET)



SET

(D) : Bit device number to be set (ON)/Word device bit designation (bits)

| Setting Data | Inter | Devices | R, ZR | J管: |  | U"19: | Zn | Constants | $\begin{aligned} & \text { Other } \\ & \text { BL, DY } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ | (Other than $\mathrm{T}, \mathrm{C}$ ) |  |  | $\bigcirc$ |  | - |  | $\bigcirc$ |

## Function

(1) When the execution command is turned ON , the status of the designated devices becomes as shown below:

| Device | Device Status |
| :--- | :--- |
| Bit device | Coils and contacts turned ON |
| When Bit Designation has been Made for Word Device | Designation bit set at 1 |

(2) Devices turned ON by the instruction remain ON when the same command is turned OFF. Devices turned ON by the SET instruction can be turned OFF by the RST instruction.

(3) When the execution command is OFF, the status of devices does not change.

## O Operation Error

(1) There are no operation errors associated with the SET instruction.

## $\triangle$ Program Example

(1) The following program sets $\mathrm{Y} 8 \mathrm{~B}(\mathrm{ON})$ when X 8 goes ON , and resets Y 8 B (OFF) when X 9 goes ON.
[Ladder Mode]
[List Mode]

(2) The following program sets the value of D0 bit 5 (b5) to 1 when X 8 goes ON , and set the bit value to 0 when X 9 goes ON.
[Ladder Mode]


## Remark

1. The number of basic steps for the SET instruction is as follows:

- When internal device or file register (R0 to R32767) are in use : 1
- When direct access output (DY) or SFC program device (BL) are in use : 2
- When using serial number access format file register (Only for Universal model QCPU)
(Other than Universal model QCPU) : 3
- When some other device is in use : 3

2. When using $X$ as a device, use the device numbers that are not used for the actual input. If the same number is used for the actual input device and input $X$, the data of the actual input will be written over the input $X$ specified in the SET instruction.

### 5.3.6 Resetting devices (except for annunciators) (RST)


(D) : Bit device number to be reset/ Word device bit designation (bits) Word device number to be reset (BIN 16 bits)

| Setting Data | Inter | vices | R, ZR |  |  | U...\#\#G高 | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( ${ }^{\text {a }}$ | $\bigcirc$ |  |  |  |  |  |  | - | $\bigcirc$ |

## Function

(1) When the execution command is turned ON , the status of the designated devices becomes as shown below:

| Device | Device Status |
| :--- | :--- |
| Bit device | Turns coils and contacts OFF |
| Timers and counters | Sets the present value to 0, and turns coils and contacts OFF |
| When Bit Designation has been Made for Word Device | Sets value of designated bit to 0 |
| Word devices other than timers and counters | Sets contact to 0 |

(2) When the execution command is OFF, the status of devices does not change.
(3) The functions of the word devices designated by the RST instruction are identical to the following ladder:


## O Operation Error

(1) There are no operation errors associated with the RST instruction.

## Remark

The basic number of steps of the RST instruction is as follows.
a) For bit processing

- Internal device (bit to be specified by bit device or word device) : 1
- Direct access output :2
- Timer, counter $: 4$
- When using serial number access format file register
(Only for Universal model QCPU) : 2
(Other than Universal model QCPU) : 3
- Other than above :3
b) For word processing
- Internal device :2
- Index resister :2
- When using serial number access format file register
(Only for Universal model QCPU)
: 2
(Other than Universal model QCPU) : 3
- Other than above :3


## $\square$ Program Example

(1) The following program sets the value of the data register to 0 .
[Ladder Mode]

[List Mode]

| Steps | Instruction |  |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | X0 |  |
| 1 | MOV | K4X10 | D8 |
| 3 | LD | X5 |  |
| 4 | RST | D8 |  |
| 6 | END |  |  |

(2) The following program resets the 100 ms retentive timer and counter.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |  | Device |
| :---: | :--- | :--- | :--- | :--- |
|  | LD | X4 |  |  |
| 1 | OUT | ST225 | K18000 |  |
| 5 | LD | ST225 |  |  |
| 6 | OUT | C23 | K16 |  |
| 10 | RST | ST225 |  |  |
| 14 | LD | C23 |  |  |
| 15 | OUT | Y55 |  |  |
| 16 | LD | X5 |  |  |
| 17 | RST | C23 |  |  |
| 21 | END |  |  |  |
|  |  |  |  |  |

### 5.3.7 Setting and resetting the annunciators (SET F,RST F)



SET (D) : Number of the annunciator to be set (F number) (bits)
RST (D) : Number of the annunciator to be reset (F number) (bits)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | (Only F) |  |  |  |  | - |  |  |  |

## 13 Function

## SET

(1) The annunciator designated by (D) is turned ON when the execution command is turned ON.
(2) The following responses occur when an annunciator $(F)$ is turned ON.

- The "USER" LED goes ON. ${ }^{* 1}$
- The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
- The value of SD63 is incremented by 1 .
*1: When using the Basic model QCPU, the "ERR."LED goes ON.
(3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.


## RST

(1) The annunciator designated by (D) is turned OFF when the execution command is turned ON.
(2) The annunciator numbers (F numbers) of annunciators that have gone OFF are deleted from the special registers (SD64 to SD79), and the value of SD63 is decremented by 1.

## Remark

1. For details of annunciators, refer to the User's Manual (Functions Explanatio Program Fundamentals) for the CPU module used.
2. The number of basic steps for the SET F and RST F instructions is 2.
(3) When the value of SD63 is "16", the annunciator numbers are deleted from SD64 to SD79 by the use of the RST instruction. If the annunciators whose numbers are not registered in SD64 to SD79 are ON, these numbers will be registered.
If all annunciator numbers from SD64 to SD79 are turned OFF, the LED display device on the front of the CPU module, or the "USER" LED, will be turned OFF. ${ }^{*}$
```
*2: When using the Basic model QCPU, the "ERR." LED goes OFF.
```


## [Operations which take place when SD63 is 16]



Contents of SD63 and those of SD64 to SD79 are not changed.

## O Operation Error

(1) There are no operation errors associated with the SET F or RST instruction.

## $\triangle$ Program Example

(1) The following program turns annunciator F11 ON when X 1 goes ON, and stores the value 11 at the special register (SD64 to SD79). Further, the program resets annunciator F11 if X2 goes ON, and deletes the value 11 from the special registers (SD64 to SD79).
[Ladder Mode]

[List Mode]

[Operation]


### 5.3.8 Leading edge and trailing edge outputs (PLS,PLF)


(D) : Pulse conversion device (bits)

| Setting Data | Internal Devices |  | R, ZR | Ј等): |  | UMi.ala | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## $\sqrt{3}$ Function

## PLS

(1) Turns ON the designated device when the execution command is turned OFF $\rightarrow \mathrm{ON}$, and turns OFF the device in any other case the execution command is turned OFF $\rightarrow \mathrm{ON}$ (i.e., at $\mathrm{ON} \rightarrow \mathrm{ON}, \mathrm{ON} \rightarrow$ OFF or OFF $\rightarrow$ OFF of the execution command).

When there is one PLS instruction for the device designated by (D) during one scan, the specified device turns ON one scan.
See Section 3.9 for the operation to be performed when the PLS instruction for the same device is executed more than once during one scan.

(2) If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLS instruction, the PLS instruction will not be executed again even if the switch is set back to RUN.

(3) When designating a latch relay ( L ) for the execution command and turning the power supply OFF to ON with the latch relay ON, the execution command turns OFF to ON at the first scan, executing the PLS instruction and turning ON the designated device.
The device turned ON at the first scan after power-ON turns OFF at the next PLS instruction.

## PLF

(1) Turns ON the designated device when the execution command is turned $\mathrm{ON} \rightarrow \mathrm{OFF}$, and turns OFF the device in any other case the execution command is turned ON $\rightarrow$ OFF (i.e., at OFF $\rightarrow$ OFF, OFF $\rightarrow$ ON or ON $\rightarrow$ ON of the execution command).
When there is one PLF instruction for the device designated by (D) during one scan, the specified device turns ON one scan.
See Section 3.9 for the operation to be performed when the PLF instruction for the same device is executed more than once during one scan.

(2) If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLF instruction, the PLF instruction will not be executed again even if the switch is set back to RUN.

## 囚POINT

Note that the device designated by (D) may remain ON for more than one scan if the PLS or PLF instruction is jumped by the CJ instruction or if the executed subroutine program was not called by the CALL instruction.

## O Operation Error

(1) There are no operation errors associated with the PLS or PLF instruction.

## $\triangle$ Program Example

(1) The following program executes the PLS instruction when X9 goes ON.
[Ladder Mode] [List Mode]
3 [PLS M9

[Timing Chart]

(2) The following program executes the PLF instruction when X9 goes OFF. [Ladder Mode]
[List Mode]

[Timing Chart]


### 5.3.9 Bit device output reverse (FF)

FF

(D) : Device number of the device to be reversed (bits)

| Setting Data | Internal Devices |  | R, ZR | J:\% |  | U.ela... | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( ${ }^{\text {] }}$ | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

(1) Reverses the output status of the device designated by (D) when the execution command is turned OFF $\rightarrow \mathrm{ON}$.

| Device | Device Status |  |
| :--- | :---: | :---: |
|  | Prior to FF Execution | After FF Execution |
| Bit device | OFF | ON |
|  | ON | OFF |
|  |  | 0 |
| 1 | 0 |  |

## O Operation Error

(1) There are no operation errors associated with the FF instruction.

## $\square$ Program Example

(1) The following program reverses the output of Y 10 when X 9 goes ON .
[Ladder Mode]
[List Mode]

[Timing Chart]

(2) The following program reverses b10 (bit 10) of D10 when X0 goes ON. [Ladder Mode] [List Mode]

[Timing Chart]


### 5.3.10 Pulse conversions of direct outputs (DELTA(P))


(D) : Bit for which pulse conversion is to be conducted (bits)

| Setting <br> Data | Internal Devices |  | R, ZR |  |  | U:IGal... | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) |  |  |  |  | - |  |  |  | $\bigcirc$ |

## Function

(1) Conducts pulse output of direct access output (DY) designated by (D).

If DELTA DYO has been designated, the resulting operation will be identical to the ladder shown below, which uses the SET/RST instructions.
[Ladder using the DELTA instruction] [Ladder using the SET/RST instructions]

[Operation]

(2) The DELTA ( $P$ ) instruction is used by commands for leading edge execution for an intelligent function module.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- A direct access output number designated by (D) has exceeded the CPU module output range.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program presets CH 1 of the AD61 mounted at slot 0 of the main base unit, when X20 goes ON.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 6 \\ & 8 \end{aligned}$ | LD <br> DELTAP <br> END | K20  <br> K0  <br> DY11 U0¥G1 |

### 5.4 Shift Instructions

### 5.4.1 Bit device shifts (SFT(P))



(D) : Device number to shift (bits)

| Setting Data | Internal Devices |  | R, ZR | J\%: |  | U...igat... | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( ${ }^{\text {b }}$ | $\bigcirc$ (Other than $\mathrm{T}, \mathrm{C}$ ) |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

(1) When bit device is used
(a) Shifts to a device designated by (D) the ON/OFF status of the device immediately prior to the one designated by (D), and turns the prior device OFF.
For example, if M11 has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the ON/OFF status of M10 to M11, and turn M10 OFF.
(b) Turn the first device to be shifted ON with the SET instruction.
(c) When the SFT and SFTP are to be used consecutively, the program starts from the device with the larger number.

(2) When word device bit designation is used
(a) Shifts to a bit in the device designated by (D) the $1 / 0$ status of the bit immediately prior to the one designated by (D), and turns the prior bit to 0.
For example, if D0.5 (bit 5 [b5] of D0) has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the $1 / 0$ status of b4 of D0 to b5, and turn b4 to 0 .


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program shifts Y57 to Y5B when X8 goes ON. [Ladder Mode]

[Timing Chart]

[List Mode]


### 5.5 Master Control Instructions

### 5.5.1 Setting and resetting the master control (MC,MCR)


n : Nesting (NO to N14) (Nesting)
(D) : Device number to be turned ON (bits)

| Setting Data | Inter | vices | R, ZR | J...al: |  | U:..iga | Zn | Constants | Other |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  | N | DY |
| n | - |  |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | - | $\bigcirc$ |

## 3 Function

The master control instruction is used to enable the creation of highly efficient ladder switching sequence programs, through the opening and closing of a common bus for ladders.

A ladder using the master control is as follows:


## Remark

Inputting of contacts on the vertical bus is not necessary when programming in the write mode of a peripheral device.
These will be automatically displayed when the "conversion" operation is conducted after the creation of the ladder and then "read" mode is set.

## MC

(1) If the execution command of the MC instruction is $O N$ when master control is started, the result of the operation from the MC instruction to the MCR instruction will be exactly as the instruction (ladder) shows.
If the execution command of the MC instruction is OFF, the result of the operation from the MC instruction to the MCR instruction will be as shown below:

| Device | Device Status |
| :--- | :--- |
| High speed timer <br> Low speed timer | Count value goes to 0, coils and contacts all go OFF. |
| High speed retentive timer <br> Low speed retentive timer <br> Counter <br> Devices in OUT instruction <br> SET, RST <br> $\left.\begin{array}{l}\text { SFT } \\ \text { Basic, } \\ \text { Application }\end{array}\right\}$ Current status. | All turned OFF |

(2) Even when the MC instruction is OFF, instructions from the MC instruction to the MCR instruction will be executed, so scan time will not be shortened.

## XPOINT

When a ladder with master control contains instructions that do not require any contact instruction (such as FOR to NEXT, EI, DI instructions), the CPU module executes these instructions regardless of the ON/OFF status of the MC instruction execution command.
(3) By changing the device designated by (D), the MC instruction can use the same nesting (N) number as often as desired.
(4) Coils from devices designated by (D) are turned ON when the MC instruction is ON. Further, using these same devices with the OUT instruction or other instructions will cause them to become double coils, so devices designated by (D) should not be used within other instructions.

## MCR

(1) This is the instruction for recovery from the master control, and indicates the end of the master control range of operation.
(2) Do not place contact instructions before the MCR instruction.
(3) Use the MC instruction and MCR instruction of the same nesting number as a set.

However, when the MCR instructions are nested in one place, all master controls can be terminated with the lowest nesting ( N ) number.
(Refer to the "Precautions for nesting" in the program example.)

## Operation Error

(1) There are no operation errors associated with the MC or MCR instruction.

## $\triangle$ Program Example

The master control instruction can be used in nesting. The different master control regions are distinguished by nesting (N). Nesting can be performed from N0 to N14.

The use of nesting enables the creation of ladders which successively limit the execution condition of the program.

A ladder using nesting would appear as shown below:


## Cautions when Using Nesting Architecture

(1) Nesting can be used up to 15 times (N0 to N14)

When using nesting, nests should be inserted from the lower to higher nesting number (N) with the MC instruction, and from the higher to the lower order with the MCR instruction. If this order is reversed, there will be no nesting architecture, and the CPU module will not be capable of performing correct operations. For example, if nesting is designated in the order N1 to N0 by the MC instruction, and also designated in the N1 to N0 order by the MCR instruction, the vertical bus will intersect and a correct master control ladder will not be produced.
[Ladder as displayed in the GPP ladder mode]
[Ladder as it actually operates]

(2) If the nesting architecture results in MCR instructions concentrated in one location, all master controls can be terminated by use of just the lowest nesting number ( N ).


### 5.6 Termination Instructions

### 5.6.1 End main routine program (FEND)

## Basic




## Function

(1) The FEND instruction is used in cases where the $C J$ instruction or other instructions are used to cause a branch in the sequence program operations, and in cases where the main routine program is to be split from a subroutine program or an interrupt program.
(2) Execution of the FEND instruction will cause the CPU module to terminate the program it was executing.
(3) Even sequence programs following the FEND instruction can be displayed in ladder display at a peripheral device.
(Peripheral devices continue to display ladders until encountering the END instruction.)


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The FEND instruction is executed after the execution of the CALL, FCALL, ECALL, or EFCALL instruction, and before the execution of the RET instruction.
(Error code: 4211)
- The FEND instruction is executed after the execution of the FOR instruction, and before the execution of the NEXT instruction.
(Error code: 4200)
- The FEND instruction is executed during an interrupt program, and before the execution of the IRET instruction.
(Error code: 4221)
- The FEND instruction is executed between the CHKCIR and CHKEND instructions.
(Error code: 4230)
- The FEND instruction is executed between the IX and IXEND instructions.
(Error code: 4231)


## $\square$ Program Example

(1) The following program uses the CJ instruction.
[Ladder Mode]

[List Mode]

\begin{tabular}{|c|c|c|}
\hline Step \& Instruction \& Device <br>
\hline 0 \& ${ }_{\text {LD }}$ \& $\times 0$ <br>
\hline 2 \& LD \& - $\times 1$ <br>
\hline ${ }_{5}^{3}$ \& CJ \& 203

$\times 13$
$\times 13$ <br>
\hline 6 \& OUT \& 13

3 <br>
\hline 7 \& ${ }^{\circ} \mathrm{L}$ \& x14
$\times 14$ <br>
\hline 8
9 \& OUTN \& Y31 <br>
\hline 10 \& ${ }^{2} 23$ \& <br>
\hline 11
12 \& ${ }_{\text {LOUT }}^{\text {OUT }}$ \& x1
$Y_{22}$ <br>
\hline 13 \& END \& <br>
\hline
\end{tabular}

### 5.6.2 End sequence program (END)



| Setting Data | Internal Devices |  | R, ZR | J:.10: |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |

(1) Indicates termination of programs, including main routine program, subroutine program, and interrupt programs.
Execution of the END instruction will cause the CPU module to terminate the program that was being executed.
(2) The END instruction cannot be used during the execution of the main sequence program. If it is necessary to perform END processing during the execution of a program, use the FEND instruction.
(3) When programming in the ladder mode of a peripheral device, it is not necessary to input the END instruction.

(4) The use of the END and FEND instructions is broken down as follows for main routine programs, subroutine programs, and interrupt programs:


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The END instruction was executed before the execution of the RET instruction and after the execution of the CALL, FCALL, ECALL, or EFCALL instruction.
(Error code: 4211)
- The END instruction was executed before the execution of the NEXT instruction and after the execution of the FOR instruction.
(Error code: 4200)
- The END instruction was executed during an interrupt program prior to the execution of the IRET instruction.
(Error code: 4221)
- The END instruction was executed within the CHKCIR to CHKEND instruction loop.
(Error code: 4230)
- The END instruction was executed within the IX to IXEND instruction loop.
(Error code: 4231)


### 5.7 Other instructions

### 5.7.1 Sequence program stop (STOP)



## $\sqrt{3}$ Function

(1) Resets the output ( Y ) and stops the CPU module operation when the execution command is turned ON.
(The same result will take place if the RUN/STOP (key) switch is turned to the STOP setting.)
(2) Execution of the STOP instruction will cause the value of b4 to b7 of the special register SD203 to become "3".

(3) In order to restart CPU module operations after the execution of the STOP instruction, return the RUN/STOP key switch, which has been changed from RUN to STOP, back to the RUN position.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The STOP instruction was executed before the execution of the RET instruction and after the execution of the CALL/FCALL/ECALL/EFCALL/XCALL instruction.
(Error code: 4211)
- The STOP instruction was executed before the execution of the NEXT instruction and after the execution of the FOR instruction.
(Error code: 4200)
- The STOP instruction was executed during an interrupt program prior to the execution of the IRET instruction.
(Error code: 4221)
- The STOP instruction was executed within the CHKCIR to CHKEND instruction loop.
(Error code: 4230)
- The STOP instruction was executed within the IX to IXEND instruction loop.
(Error code: 4231)
- The STOP instruction was executed during the fixed scan execution type program. (For the Universal model QCPU only)
(Error code: 4223)


## $\triangle$ Program Example

(1) The following program stops the CPU module when X 8 goes ON.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |
| :---: | :--- | :--- |
|  |  | Device |
|  | LD | X8 |
| 1 | STOP | XOA |
| 2 | LD | $Y 13$ |
| 3 | OUT | YOB |
| 4 | LD | Y23 |
| 5 | OUT |  |
| 6 | END |  |

### 5.7.2 No operations (NOP,NOPLF,PAGE n)




## IV Function

## NOP

(1) This is a no operation instruction that has no impact on any operations up to that point.
(2) The NOP instruction is used in the following cases:
(a) To insert space for sequence program debugging.
(b) To delete an instruction without having to change the number of steps. (Replace the instruction with NOP.)
(c) To temporarily delete an instruction.

## NOPLF

(1) This is a no operation instruction that has no impact on any operations up to that point.
(2) The NOPLF instruction is used when printing from a peripheral device to force a page change at any desired location.
(a) When printing ladders

- A page break will be inserted between ladder blocks with the presence of the NOPLF instruction.
- The ladder cannot be displayed correctly if an NOPLF instruction is inserted in the midst of a ladder block.

Do not insert an NOPLF instruction in the midst of a ladder block.
(b) When printing instruction lists

- The page will be changed after the printing of the NOPLF instruction.
(3) Refer to the Operating Manual for the peripheral device in use for details of printouts from peripheral devices.


## PAGE n

(1) This is a no operation instruction that has no impact on any operations up to that point.
(2) No processing is performed at peripheral devices with this instruction.

## O Operation Error

(1) There are no errors associated with the NOP, NOPLF, or PAGE instruction.

## $\triangle$ Program Example

## NOP

(1) Contact closed.... Deletes the AND or ANI instruction.
[Ladder Mode]
[List Mode]

Before change


After change


| Instruction | Device |
| :--- | :--- |
| LD | X8 |
| NOP |  |
| ANI | Y96 |
| OUT | Y12 |
| END |  |

(2) Contact closed.... LD, LDI changed to NOP. (Note carefully that changing the LD and LDI instructions to NOP completely changes the nature of the ladder.)
[Ladder Mode]

## Before change



After change

[List Mode]


## [Ladder Mode]

Before change


After change


## NOPLF

[Ladder Mode]

[List Mode]

[List Mode]


- Printing the ladder will result in the following:

- Printing an instruction list with the NOPLF instruction will result in the following:



## PAGE n

## [Ladder Mode]



## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | PAGE | K5 |
| 1 | LD | $\times$ |
| $\frac{2}{3}$ | AND | X1 Y0 |
| 4 | LD | X2 |
| 5 | NoP |  |
| 6 | OUT | Y1 |
| 7 | NOPLF |  |
| 8 | PAGE | K6 |
| 9 | LD | X3 |
| 10 | OUT | Y2 |
| 11 | END |  |

## BASIC INSTRUCTIONS

| Category | Processing Details | Reference <br> Section |
| :--- | :--- | :--- |
| Comparison operation <br> instruction | Compares data to data. | Section 6.1 |
| Arithmetic operation instruction | Adds, subtracts, multiplies, divides, increments, or <br> decrements data with other data. | Section 6.2 |
| Data conversion instructions | Converts data types. | Section 6.3 |
| Data transfer instruction | Transmits designated data. | Section 6.4 |
| Program branch instruction | Program jumps. | Section 6.5 |
| Program run control instruction | Enables and disables program interrupts. | Section 6.6 |
| I/O refresh instruction | Refreshes bit devices. | Section 6.7 |
| Other convenient instructions | Up/down counters, teaching timers, special function timers, <br> rotary table shortest direction controls, etc. | Section 6.8 |

### 6.1 Comparison Operation Instructions

### 6.1.1 BIN 16-bit data comparisons (=,<>,>,<=,<,>=)


(31), (22) : Data for comparison or head number of the devices where the data for comparison is stored (BIN 16 bits)


## Function

(1) Treats BIN 16-bit data from device designated by (51) and BIN 16-bit data from device designated by (22) as an a normally-open contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in $\qquad$ | Condition | Comparison Operation Result | Instruction Symbol in $\qquad$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ | (52) $=$ (31) | Continuity | $=$ | (51) $\neq$ (32) | Non-continuity |
| < > | (51) $\neq$ (32) |  | < > | (32) $=$ (51) |  |
| > | (51) $>$ (32) |  | > | (31) $\leqq$ (52) |  |
| <= | (31) $\leqq$ (52) |  | <= | (51) $>$ (52) |  |
| $<$ | (51) $<$ (52) |  | < | (51) $\geqq$ (52) |  |
| >= | (51) $\geqq$ (S2) |  | >= | (51) $<$ (52) |  |

(3) When (51) and (52) are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.

## O Operation Error

(1) There are no operation errors associated with the $=,<\rangle,\rangle,<=,<$, or $>=$ instruction.

## Program Example

(1) The following program compares the data at X 0 to XF with the data at D3, and turns Y33 ON if the data is identical.
[Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
|  |  | LD= | K4×0 | D3 |
| 3 | OUT | Y33 |  |  |
| 4 | END |  |  |  |
|  |  |  |  |  |

(2) The following program compares BIN value K100 to the data at D3, and establishes continuity if the data in D3 is something other than 100.
[Ladder Mode]

[List Mode]

(3) The following program compares the BIN value 100 with the data at D3, and establishes continuity if the D3 data is less than 100.
[Ladder Mode]

## [List Mode]



| Instruction |  |
| :--- | :--- |
| Device |  |
| LD |  |
| M3 |  |
| LD | K100 |
| OR | D3 |
| ANB | M8 |
| OUT | Y33 |
| END |  |

(4) The following program compares the data in D0 and D3, and if the data in D0 is equal to or less than the data in D3, establishes continuity.
[Ladder Mode]

[List Mode]

$D=, D<>, D>, D<=, D<, D>=$

### 6.1.2 BIN 32-bit data comparisons ( $D=, D<>, D>, D<=, D<, D>=$ )


(51), (82) : Data for comparison or head number of the devices where the data for comparison is stored (BIN 32 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J:] |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  |  | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  |  | - |

## Function

(1) Treats BIN 32-bit data from device designated by (31) and BIN 32-bit data from device designated by (s2) as an a normally-open contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in $\qquad$ .... | Condition | Comparison Operation Result | Instruction Symbol in $\qquad$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D= | (52) $=$ ( 31 | Continuity | D= | (31) $\neq$ (52) | Non-continuity |
| D<> | (31) $\neq$ (52) |  | D<> | (52) $=$ (31) |  |
| D> | (51) $>$ (52) |  | D> | (51) $\leqq$ (52) |  |
| D<= | (31) $\leqq$ (52) |  | D<= | (51) $>$ (52) |  |
| D< | (51) < (32) |  | D< | (51) $\geqq$ (52) |  |
| D>= | (31) $\geqq$ (52) |  | D>= | (51) < (32) |  |

(3) When (51) and (32) are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b31) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.
(4) Data used for comparison should be designated by a 32-bit instruction (DMOV instruction, etc.).
If designation is made with a 16-bit instruction (MOV instruction, etc.), comparisons of large and small values cannot be performed correctly.

## O Operation Error

(1) There are no operation errors associated with the $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<$ or $\mathrm{D}>=$ instruction.

## Program Example

(1) The following program compares the data at X0 to X1F with the data at D3 and D4, and turns Y33 ON, if the data at X0 to X1F and the data at D3 and D4 match.
[Ladder Mode]

> [List Mode]

(2) The following program compares BIN value K38000 to the data at D3, and D4, and establishes continuity if the data in D3 and D4 is something other than 38000.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & \hline \text { LD } \\ & \text { ANDD }\langle> \\ & \text { OUT } \\ & \text { END } \end{aligned}$ | $\begin{array}{lll} \text { M3 } \\ \text { K38000 } \\ \text { Y33 } \end{array}$ |

(3) The following program compares BIN value $\mathrm{K}-80000$ to the data at D3 and D4, and establishes continuity if the data in D3 and D4 is less than -80000.
[Ladder Mode]

[List Mode]

(4) The following program compares the data in D0 and D1 with the data in D3 and D4, and establishes continuity if the data in D0 and D1 is equal to or less than the data in D3 and D4.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  |
| :---: | :--- | :--- |
|  | Levice |  |
| 1 | LD | AND |
| 1 | M3 |  |
| 2 | ORD $=$ | M8 |
| 7 | OUT | D0 |
| 8 | END | Y33 |
| 8 |  |  |
|  |  |  |

### 6.1.3 Floating decimal point data comparisons (Single precision) ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ )



Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.

(51), (32) : Data for comparison or head number of the devices where the data for comparison is stored (real number)

| Setting Data | Internal Devices |  | R, ZR |  |  | U...iga | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  | O | - | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |

*1:Available only in multiple Universal model QCPU
(1) The 32-bit floating decimal point data from device designated by (S1) and 32-bit floating decimal point data from device designated by (s2) as A normally-open contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in | Condition | Comparison Operation Result | Instruction Symbol in $\qquad$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E= | (52) $=$ (51) | Continuity | E= | (51) $\neq$ (32) | Non-continuity |
| E<> | (31) $\neq$ (52) |  | E<> | (52) $=$ (31) |  |
| E> | (51) $>$ (52) |  | E> | (31) $\leqq$ (32) |  |
| $\mathrm{E}<=$ | (51) $\leqq$ (52) |  | $\mathrm{E}<=$ | (51) $>$ (52) |  |
| E< | (51) < (32) |  | E< | (51) $\geqq$ (32) |  |
| E>= | (51) $\geqq$ (32) |  | E>= | (51) $<$ (32) |  |

## NT PO|NT

Note that use of the $E=$ instruction can on occasion result in situations where errors cause the two values to not be equal.
Example


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is -0 . ${ }^{* 1}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*1: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Section 3.2.4.
- The value of the specified device is outside the following range. (For the Universal model QCPU)
$0,2^{-126} \leqq \mid$ value of specified device $\mid<2^{128}$
(Error code: 4140)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## Program Example

(1) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.
[Ladder Mode]
[List Mode]

(2) The following program compares the floating decimal point real number 1.23 to the 32-bit floating decimal point real number data at D3 and D4.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :--- | :--- | :--- |
| 0 | LD | M3 |  |
| 1 | ANDE | E1.23 | D3 |
| 5 | OUT | Y33 |  |
| 6 | END |  |  |

(3) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :--- | :--- | :---: |
|  | LD | M3 |  |
| 1 | LDE | DO | D3 |
| 4 | OR | M8 |  |
| 5 | ANB | Y3 |  |
| 6 | OUT |  |  |
| 7 | END |  |  |
|  |  |  |  |

(4) The following program compares the 32-bit floating decimal point data at D 0 and D 1 to the floating decimal point real number 1.23.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |
| :---: | :--- | :--- |
|  |  | Device |
| 0 | LD | M3 |
| 1 | AND |  |
| 2 | ORES | M8 |
| 6 | DOT | E1.23 |
| 7 | OND | $Y 33$ |
|  |  |  |
|  | END |  |

### 6.1.4 Floating decimal point data comparisons (Double precision) (ED=,ED<>,ED>,ED<=,ED<,ED>=)


(51), (52): Data for comparison or head number of the devices where the data for comparison is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:ay |  |  | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (11) | - |  |  | - |  | $\bigcirc$ | - | $\bigcirc$ | - |
| (22) | - |  |  | - |  | $\bigcirc$ | - | $\bigcirc$ | - |

## Function

(1) The 64-bit floating decimal point real number from device designated by (51) and 64-bit floating decimal point real number from device designated by (s2) as A normally-open contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in $\qquad$ | Condition | Comparison Operation Result | Instruction Symbol in $\qquad$ | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $E D=$ | (32) $=$ (51) | Continuity | $E D=$ | (51) $\neq$ (52) | Non-continuity |
| ED<> | (51) $\neq$ (52) |  | ED<> | (52) $=$ (31) |  |
| ED> | (51) $>$ (32) |  | ED> | (51) $\leqq$ (32) |  |
| ED<= | (31) $\leqq$ (32) |  | ED<= | (51) $>$ (32) |  |
| $E D<$ | (51) $<$ (52) |  | ED< | (51) $\geqq$ (52) |  |
| ED>= | (51) $\geqq$ (52) |  | ED>= | (51) $<$ (52) |  |

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .


## Program Example

(1) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.
[Ladder Mode]
[List Mode]

(2) The following program compares the floating decimal point real number 1.23 with the 64-bit floating decimal point real number data at D4 to D7.
[Ladder Mode]

[List Mode]

(3) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.
[Ladder Mode]

[List Mode]

(4) The following program compares the 64-bit floating decimal point data at D0 to D3 with the floating decimal point real number 1.23.
[Ladder Mode]

[List Mode]


## Caution

(1) Since the number of digits of the real number that can be input by GX Developer is up to 15 digits, the comparison with the real number whose number of significant digits is 16 or more cannot be made by the instruction shown in this section.
When judging match/mismatch with the real number whose significant digits is 16 or more by the instruction in this section, compare it with the approximate values of the real number to be compared and judge by the sizes.
Example When judging the match of E1.234567890123456+10 (Number of significant digits is 16) and the double-precision floating-point data.



Example When judging the mismatch of E1.234567890123456+10 (Number of significant digits is 16 ) and the double-precision floating-point data.


### 6.1.5 Character string data comparisons ( $\$=, \$<>, \$>, \$<=, \$<, \$>=)$


(51), (2): Data for comparison or head number of the devices where the data for comparison is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J\%! |  | U | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (3) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |

## Function

(1) Compares the character string data designated by (51) with the character string data designated by (s2) as a normally-open contact.
(2) A comparison operation involves the character-by-character comparison of the ASCII code of the first character in the character string.
(3) The character string data of (51) and (22) for comparison refers to the data stored at the range from the designated device number to the device number where " 00 H " code is stored.
(a) If all character strings match, the comparison result will be matched.



| Instruction Symbol in | Comparison Operation <br> Result | Instruction Symbol in | Comparison Operation <br> Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Continuity | $\$<=$ | Continuity |
| $\$<>$ | Non-continuity | $\$<$ | Non-continuity |
| $\$>$ | Non-continuity | $\$>=$ | Continuity |

(b) If the character strings are different, the character string with the larger character code will be the larger.

| Instruction Symbol in | Comparison Operation <br> Result | Instruction Symbol in | Comparison Operation <br> Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Non-continuity | $\$<=$ | Non-continuity |
| $\$<>$ | Continuity | $\$<$ | Non-continuity |
| $\$>$ | Continuity | $\$>=$ | Continuity |

(c) If the character strings are different, the first different sized character code will determine whether the character string is larger or smaller.



| Instruction Symbol in | Comparison Operation <br> Result | Instruction Symbol in | Comparison Operation <br> Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Non-continuity | $\$<=$ | Continuity |
| $\$<>$ | Continuity | $\$<$ | Continuity |
| $\$>$ | Non-continuity | $\$>=$ | Non-continuity |

(4) If the character strings designated by (51) and (52) are of different lengths, the data with the longer character string will be larger.

| Instruction Symbol in | Comparison Operation <br> Result | Instruction Symbol in | Comparison Operation <br> Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Non-continuity | $\$<=$ | Non-continuity |
| $\$<>$ | Continuity | $\$<$ | Non-continuity |
| $\$>$ | Continuity | $\$>=$ | Continuity |

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The code " 00 H " does not exist within the range of the relevant device, starting from the device number designated by (31) and (32).
(Error code: 4101)
- The character string of (51) and (52) exceeds 16383 characters.
(Error code: 4101)


## 区POINT

The character string data comparison instruction checks the device range while comparing the designated character string data. For this reason, if the " 00 H " code does not exist in the relevant device range, the instruction outputs the comparison result instead of returning an operation error when no match of characters is detected.


If (31) and (52) data are as shown above, the second character of (31) does not match with that of (s2), and the comparison result is expressed as (31) $\#$ (32) (the operation result is "non-conductive"). Though the " OOH " code is not included within the (S1) device range, no operation error is returned, because the no-match is detected at D12287, which is within the device range.

## Program Example

(1) The following program compares character strings stored following D0 and characters following D10.
[Ladder Mode]

> [List Mode]

(2) The following program compares the character string "ABCDEF" with the character string stored following D10.
[Ladder Mode]
(2ABC[
[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 7 8 | AD ${ }_{\text {AND }}$ S>> <br> OUT <br> END | $\begin{aligned} & \text { M3 } \\ & \text { "ABCDEF" D10 } \\ & \text { Y33 } \end{aligned}$ |

(3) The following program compares the character string stored following D10 with the character string stored following D100.
[Ladder Mode] [List Mode]


| Step |
| :---: |
| 0 |
| 1 |
| 4 |
| 5 |
| 6 |
| 7 |


| Instruction |  |
| :--- | :--- |
|  | Device |
| LD | M3 |
| LD\$ |  |
| OR | D10 |
| ANB | D100 |
| OUT |  |
| END | Y33 |
|  |  |
|  |  |

(4) The following program compares the character string stored following D200 with the character string "12345".
[Ladder Mode]

[List Mode]


### 6.1.6 BIN block data comparisons (BKCMP $\square$, BKCMP $\square \mathrm{P}$ )

## Basic


(51) : Data to be compared or head number of the devices where the data to be compared is stored (BIN 16 bits)
(82) : Head number of the devices where the comparison data is stored (BIN 16 bits)
(D) : Head number of the devices where the comparison operation result will be stored (bits)
n : Number of comparison data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:la! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (22) | - | $\bigcirc$ |  |  |  | - |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  |  |  | - |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - |

Function
(1) Compares BIN 16-bit data the nth point from the device number designated by (51) with BIN 16-bit data the nth point from the device number designated by (s2), and stores the result from the device designated by (D) onward.
(a) If the comparison condition has been met, the device designated by (D) will be turned ON.
(b) If the comparison condition has not been met, the device designated by (D) will be turned OFF.

| $\begin{aligned} & \text { (S1) } \\ & \text { (S1) }+1 \\ & \text { (S) }+2 \end{aligned}$ | 1234 | (BIN) |
| :---: | :---: | :---: |
|  | 5678 | (BIN) |
|  | 5000 | (BIN) |
| (51) $+(\mathrm{n}-2)$ | 7777 | (BIN) |
| (S1) $+(\mathrm{n}-1)$ | 4321 | (BIN) |



(2) The comparison operation is conducted in 16-bit units.
(3) The constant designated by (31) can be between - 32768 and 32767 (BIN 16-bit data).
(4) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbols | Condition | Comparison Operation Result | Instruction Symbols | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BKCMP= | (52) $=$ (31) | ON (1) | BKCMP= | (31) $\neq$ (52) | OFF (0) |
| BKCMP<> | (31) $\neq$ (32) |  | BKCMP<> | (52) $=$ (31) |  |
| BKCMP> | (51) $>$ (52) |  | BKCMP> | (31) $\leqq$ (52) |  |
| BKCMP<= | (51) $\leqq$ (52) |  | BKCMP<= | (51) $>$ (32) |  |
| BKCMP< | (51) $<$ (32) |  | BKCMP< | (51) $\geqq$ (52) |  |
| BKCMP>= | (s1) $\geqq$ (32) |  | BKCMP>= | (51) $<$ (32) |  |

(5) If all comparison results stored n points from (D) are ON (1), SM704 (block comparison signal) goes ON.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range of the device n points from a device designated by (51), (32) or (D) exceeds the relevant device.
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (51) overlaps with the device range for $n$ points starting from the device designated by (D).
(Error code: 4101)
- The device range for $n$ points starting from the device designated by ©2 overlaps with the device range for n points starting from the device designated by (D).
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program compares, when X20 is turned ON, the data stored at D100 to D103 with the data stored at R0 to R3 and stores the operation result into the area starting from M10.
[Ladder Mode]
[List Mode]

[Operation]

| b15---------b0 |  |  | b15--------b0 |  |  |  |  | M10 | ON |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D100 | 1000 | (BIN) | $=$ | R0 | 1000 (BIN) |  |  |  |  |
| D101 | 2000 | (BIN) |  | R1 | 2000 | (BIN) |  | M11 | ON |
| D102 | 3000 | (BIN) |  | R2 | 5000 | (BIN) |  | M12 | OFF |
| D103 | 4000 | (BIN) |  | R3 | 4000 | (BIN) |  | M13 | ON |

(2) The following program compares, when X1C is turned ON, the constant K1000 with the data stored at D10 to D13, and stores the operation result at b4 to b7 in D0.
[Ladder Mode]

| $\mathrm{X1C}$ | $[B K C M P>P$ | K 1000 | D 10 | $\mathrm{DO.4}$ | K 4 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[List Mode]

| Step | Instruction | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 6 \end{aligned}$ | $M P<>P$ | $\begin{aligned} & \text { X1C } \\ & \text { K1000 } \end{aligned}$ | D10 | D0. 4 | K4 |

[Operation]

(3) The following program compares, when X 20 is turned ON , the data at D 10 to D 12 with the data at D30 to D32, and stores the operation result into the area starting from M100.
The following program transfers the character string "ALL ON" to D100 onward when all devices from M100 onward have reached the 1 "ON" state.
[Ladder Mode]
[List Mode]


## [Operation]



### 6.1.7 BIN 32-bit block data comparisons (DBKCMP $\square$,DBKCMP $\square \mathrm{P}$ )



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(51) : Data to be compared or head number of the devices where the data to be compared are stored (BIN 32 bits)
(22) : Head number of the devices where the comparison data are stored (BIN 32 bits)
(D) : Head number of the devices where the comparison operation result will be stored (bits)
n : Number of comparison data blocks (BIN 16 bits)


## Function

(1) This instruction compares BIN 32-bit data stored in n-point devices starting from the device specified by (51) with BIN 32-bit data stored in n-point devices starting from the device specified by a constant and (s2) and then stores the result into the nth device specified by (D) and up.
(a) If the comparison condition has been met, the corresponding devices specified by (D) will be turned on.
(b) If the comparison condition has not been met, the corresponding devices specified by (D) will be turned off.

(2) The comparison operation is executed in 32-bit units.
(3) The constant in the device specified by (51) can be between - 2147483648 and 2147483647 (BIN 32-bit data).
(S1) +1 ,
$\qquad$
(4) (D) specifies out of the device range of n-point devices starting from the device specified by (51) and (52).
(5) The following table shows the results of the comparison operations for each individual instruction.

| Instruction Symbols | Condition | Comparison Operation Result | Instruction Symbols | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DBKCMP= | (52) $=$ (51) | ON (1) | DBKCMP= | (51) $\neq$ (32) | OFF (0) |
| DBKCMP<> | (31) $\neq$ (s2) |  | DBKCMP<> | (52) $=$ (31) |  |
| DBKCMP> | (51) $>$ (52) |  | DBKCMP> | (51) $\leqq$ (32) |  |
| DBKCMP<= | (31) $\leqq$ (32) |  | DBKCMP<= | (51) $>$ (52) |  |
| DBKCMP< | (51) $<$ (52) |  | DBKCMP< | (51) $\geqq$ (S2) |  |
| DBKCMP>= | (31) $\geqq$ (32) |  | DBKCMP>= | (51) < (32) |  |

(6) If all comparison results stored into the devices starting from the device specified by (D) nth device are on(1), or one of the results is off(2), the special relays will be on or off in accordance with the conditions as follows.

| No. | Number | When all results of comparison operations are on(1) |  |  | When results of comparison operations have a result of off(0) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Initial execution/Scan | Interrupt (other than 145)/Fixed scan execution | Interrupt(145) | Initial execution/ Scan | Interrupt (other than 145)/Fixed scan execution | Interrupt(145) |
| 1 | SM704 | ON | ON | ON | OFF | OFF | OFF |
| 2 | SM716 | ON | - | - | OFF | - | - |
| 3 | SM717 | - | ON | - | - | OFF | - |
| 4 | SM718 | - | - | ON | - | - | OFF |

In a standby program, a special relay depending on the caller program turns on or off.
(7) If the value specified by n is 0 , the instruction will be not processed.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- A negative value is specified for $n$.
(Error code: 4100)
- The range of the n-point devices starting from the device specified by (31),(22). or (D) exceeds the specified device range.
(Error code: 4101)
- The range of the n-point devices starting from the device specified by (S1) overlaps with the range of the $n$-point devices starting from the device specified by (D).
(Error code: 4101)
- The range of the n-point devices starting from the device specified by (32) overlaps with the range of the $n$-point devices starting from the device specified by (D).
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program compares the value data stored at $R 0$ to $R 5$ with the value data stored at D20 to D25, and then stores the operation result into Y0 to Y2, when M0 is turned on,
[Ladder Mode]
-

## [List Mode]


[Operation]

(2) The following program compares the constant with the value data stored at D 0 to D 9 , and then stores the operation result into D10.5 to D10.9, when M0 is turned on,
[Ladder Mode]


## [List Mode]


[Operation]


## XPOINT

When certain bits are specified in a word device, bits other than the certain bits that store the operation result do not change.

(3) The following program compares the value data stored at D0 to D5 with the value data stored at D10 to D15, and then stores the operation result into M20 to M22, when M0 is turned on. Also, the program transfers the character string "ALL ON" to D100 and up when all devices from M20 to M22 have reached the on status.
[Ladder Mode]
[List Mode]


## [Operation]

| b31 |  |
| :---: | :---: |
| D1,D0 | -2147483000 |
| D3,D2 | 60000 |
|  | -900000 |


|  | b31 |  |
| :---: | :---: | :---: |
|  | D11,D10 | -2147483000 |
| < | D13,D12 | 60001 |
|  | D15,D14 | -899999 |


| $\begin{aligned} & \mathrm{M} 20 \\ & \text { M21 } \\ & \text { M22 } \end{aligned}$ | ON | (1) |
| :---: | :---: | :---: |
|  | ON | (1) |
|  | ON | (1) |

When all operation results are on(1), the special relays corresponding to each program turn on(1). (Since this program examples refer to scan programs, SM704 and SM716 turn on(1), SM7171 and SM718 do not change in the scan program)
$\left\{\begin{array}{l|rr|}\right.$\cline { 2 - 3 } \& SM704 \& ON <br> \& (1) <br> SM716 \& ON \& $(1) \\$\cline { 2 - 3 } SM717 \& OFF \& $(0) \\$\cline { 2 - 3 } SM718 \& OFF \& $(0) \\$\cline { 2 - 3 } \& \& \end{array}

### 6.2 Arithmetic Operation Instructions

### 6.2.1 BIN 16-bit addition and subtraction operations (+(P),-(P))



(s) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..:1al |  | U:IGal... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

+ 

(1) Adds 16-bit BIN data designated by (D) to 16-bit BIN data designated by © and stores the result of the addition at the device designated by (D).

(2) Values for (S) and (D) can be designated between - 32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| $\begin{array}{r} \text { • K32767 } \\ \text { (7FFFH) } \end{array}$ | $\begin{aligned} & +K 2 \\ & (0002 \end{aligned}$ | $\begin{aligned} & \text { K-32767 } \\ & (8001 \mathrm{H}) \end{aligned}$ | Since bit 15 value is " 1 ", result of operation takes a negative value. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{K}-3276 \\ & (8000 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & +\mathrm{K}-2 \\ & \text { (FFFEн) } \end{aligned}$ | $\rightarrow \underset{\substack{\text { K32766 } \\(7 \mathrm{FFEn})}}{ }$ | Since bit 15 value is " 0 ", result of operation takes a positive value. |

(1) Subtracts 16-bit BIN data designated by (D) from 16-bit BIN data designated by © and stores the result of the subtraction at the device designated by (D).

(2) Values for (S) and (D) can be designated between - 32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| $\begin{aligned} & \text { K-32768-K2 } \\ & (8000 \mathrm{H}) \quad(0002 \mathrm{H}) \end{aligned}$ | K32766 <br> (7FFEн) | Since bit 15 value is " 0 ", result of operation takes a positive value. |
| :---: | :---: | :---: |
| $\begin{array}{ll} \text { K32767 } & -\mathrm{K}-2 \\ \text { (7FFFH) } \\ \text { (FFFEн) } \end{array}$ | $\begin{aligned} & \mathrm{K}-32767 \\ & (8001 \mathrm{H}) \end{aligned}$ | nce bit 15 value is " 1 ", sult of operation takes a |

## Operation Error

(1) There are no operation errors associated with the $+(P)$ or $-(P)$ instruction.

```
When three data are set (S1)+(52)->(D), (S1) -(32)->(D) )
```


(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
(22) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
(D) : Head number of the devices where the addition/subtraction operation result will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%]: |  | U)IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

(1) Adds 16-bit BIN data designated by (31) to 16-bit BIN data designated by (32) and stores the result of the addition at the device designated by (D).

(2) Values for (51), (52) (D) andcan be designated between (D) -32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| $\begin{aligned} & \text { K32767 } \\ & (7 \mathrm{FFFH}) \end{aligned}$ | $\begin{aligned} & +\mathrm{K} 2 \\ & (0002 \mathrm{H}) \end{aligned}$ | $\rightarrow \underset{\substack{\mathrm{K} \\(8001 \mathrm{H})}}{ }$ | Since bit 15 value is "1", result of operation takes a negative value. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { K-32768 } \\ & (8000 \mathrm{H}) \end{aligned}$ | $3+K-2-$ <br> (FFFEн) | K32766 <br> (7FFEн) | Since bit 15 value is " 0 ", result of operation takes a positive value. |

(1) Subtracts 16-bit BIN data designated by (51) from 16-bit BIN data designated by (22) and stores the result of the subtraction at the device designated by (D).

(2) Values for (S1), (32) (D) and can be designated between (D) -32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| $\begin{aligned} & \mathrm{K}-32768-\mathrm{K} 2 \\ & (8000 \mathrm{H}) \quad(0002 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & \text { K32766 } \\ & (7 \text { FFEH }) \end{aligned}$ | Since bit 15 value is " 0 ", result of operation takes a positive value. |
| :---: | :---: | :---: |
| $\begin{array}{ll} \text { K32767 } & -\mathrm{K}-2 \\ \text { (7FFFH) } & \text { (FFFEH) } \end{array}$ | $\begin{aligned} & \text { K-32767 } \\ & (8001 \mathrm{H}) \end{aligned}$ | Since bit 15 value is " 1 ", result of operation takes a negative value. |

## Operation Error

(1) There are no operation errors associated with the $+(P)$ or $-(P)$ instruction.

## Program Example

(1) The following program adds, when X 5 is turned ON , the data at D 3 and D 0 and outputs the operation result at Y38 to Y3F.
[Ladder Mode]
[List Mode]

(2) The following program outputs the difference between the set value for timer T3 and its present value in BCD to Y40 to Y53.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 3$ |  |  |
| 1 | OUT | T3 | K18000 |  |
| 5 | LD | SM400 | T3 | D3 |
| 10 | DBCD |  | K5Y40 |  |
| 13 | END |  |  |  |

### 6.2.2 BIN 32-bit addition and subtraction operations ( $\mathrm{D}+(\mathrm{P}), \mathrm{D}-(\mathrm{P})$ )


(s) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 32 bits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J..al |  | U:IG:... | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## 5 Function

## D+

(1) Adds 32-bit BIN data designated by © to 32-bit BIN data designated by © , and stores the result of the addition at the device designated by (D).

(2) The values for (S) and (D) can be designated at between - 2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| $\begin{aligned} & \text { K2147483647 } \\ & \text { (7FFFFFFFH) } \end{aligned}$ | $\underset{(00000002 \mathrm{H})}{+\mathrm{K} 2} \underset{(80000001 \mathrm{H})}{\mathrm{K}-2147483647}$ | Since bit 31 value is " 1 ", result of operation takes a negative value. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { K-2147483648 } \\ & (80000000 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & +\mathrm{K}-2 \longrightarrow \mathrm{~K} 2147483646 \\ & (\text { FFFFFFFEH })(7 F F F F F F E H) \end{aligned}$ | Since bit 31 value is " 0 ", result of operation takes a positive value. |

D-
(1) Subtracts 32-bit BIN data designated by (D) from 32-bit BIN data designated by © and stores the result of the subtraction at the device designated by (D).

(2) The values for (S) and (D) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.



## O Operation Error

(1) There are no operation errors associated with the $\mathrm{D}+(\mathrm{P})$ or $\mathrm{D}-(\mathrm{P})$ instruction.

(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)
(52) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 32 bits)
(D) : Head number of the devices where the addition/subtraction operation result will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U inalal | Zn | Constants <br> K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## 5 Function

## D+

(1) Adds 32-bit BIN data designated by (31) to 32-bit BIN data designated by (32), and stores the result of the addition at the device designated by (D).

(2) The values for (①), (32) and (D) can be designated at between - 2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| K2147483647 <br> (7FFFFFFFFH) | $\begin{aligned} & +\mathrm{K} 2 \\ & (00000002 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & \text { K-2147483647 } \cdots \\ & (80000001 \mathrm{H}) \end{aligned}$ | Since bit 31 value is " 1 ", result of operation takes a negative value. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { K-2147483648 } \\ & (80000000 \mathrm{H}) \end{aligned}$ | $3+K-2$ <br> (FFFFFFFFEн) | K2147483646 ….. <br> (7FFFFFFEн) | Since bit 31 value is " 0 ", result of operation takes a positive value. |

D-
(1) Subtracts 32-bit BIN data designated by (51) from 32-bit BIN data designated by (22) and stores the result of the subtraction at the device designated by (D).

(2) The values for (51), (32) and (D) can be designated at between - 2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.



## O Operation Error

(1) There are no operation errors associated with the $D+(P)$ or $D-(P)$ instruction.

## Program Example

(1) The following program adds 28-bit data from $X 10$ to $X 2 B$ to the data at $D 9$ and D10 when X0 goes ON, and outputs the result of the operation to Y30 to Y4B.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | do | $\begin{aligned} & \text { x0 } \\ & \text { K7x10 } \end{aligned}$ | D9 | k7Y3 |

(2) The following program subtracts the data from M0 to M23 from the data at D0 and D1 when XB goes ON, and stores the result at D10 and D11.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  | Device |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | KOB |  |  |
| 1 | D-P | KO | K6MO | D10 |
| 5 | END |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

### 6.2.3 BIN 16-bit multiplication and division operations (* P ),/(P))


(S1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 16 bits)
(52) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 16 bits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BIN 32 bits)

| SettingData | Internal Devices |  | R, ZR | Jilili: |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

(1) Multiplies BIN 16-bit data designated by (51) and BIN 16-bit data designated by (22), and stores the result in the device designated by (D).

(2) If (D) is a bit device, designation is made from the lower bits.

Example $\mathrm{K} 1 \ldots . . . .$. Lower 4 bits ( b 0 to b 3 )
K4.......... Lower 16 bits (b0 to b15)
K8.......... 32 bits (b0 to b31)
(3) Values for (31) and (32) can be designated between -32768 and 32767 (BIN, 16 bits).
(4) Judgments whether (s1), (52), and (D) are positive or negative are made on the basis of the most significant bit (b15 for (S1), and (S2), for (D) and b31).

- 0: Positive
- 1: Negative


## I

(1) Divides BIN 16-bit data designated by (31) and BIN 16-bit data designated by (S2), and stores the result in the device designated by (D).

(2) If a word device has been used, the result of the division operation is stored as 32 bits, and both the quotient and remainder are stored; if a bit device has been used, 16 bits are used and only the quotient is stored.
Quotient: Stored at the lower 16 bits.
Remainder: Stored at the upper 16 bits (Stored only when using a word device).
(3) Values for (51) and (22) can be designated between -32768 and 32767 (BIN 16 bits).
(4) Judgment whether values for (51), (52), (D) and (D) +1 are positive or negative is made on the basis of the most significant bit (b15). (Sign is attached to both the quotient and remainder.)

- 0: Positive
- 1: Negative


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Attempt to divide (52) by 0 .
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program multiplies "5678" by "1234" in BIN and stores the result at D3 and D4 when X5 turns ON.
[Ladder Mode]
[List Mode]

(2) The following program multiplies BIN data at X 8 to XF by BIN data at X 10 to X 1 B , and outputs the result of the multiplication to Y30 to Y3F.
[Ladder Mode]

[List Mode]

(3) The following program divides, when $X 3$ is turned $O N$, the data at $X 8$ to $X F$ by 3.14 and outputs the operation result at Y30 to Y3F.
[Ladder Mode]

[List Mode]


### 6.2.4 BIN 32-bit multiplication and division operations ( $\left.D^{*}(P), D /(P)\right)$


(S1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 32 bits)
(32) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 32 bits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BIN 64 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%. |  | U!icial | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (2) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ |  |  | - |  |  |  |  | - |

## D*

(1) Multiplies BIN 32-bit data designated by (31) and BIN 32-bit data designated by (32), and stores the result in the device designated by (D).

(2) If (D) is a bit device, only the lower 32 bits of the multiplication result will be considered, and the upper 32 bits cannot be designated.

Example $\mathrm{K} 1 \ldots . . . .$. Lower 4 bits (b0 to b3)
K4.......... Lower 16 bits (b0 to b15) K8.......... Lower 32 bits (b0 to b31)

If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device by designating (© +2 ) and (D +3 ) data.
(3) The values for (S1) and (22) can be designated at between - 2147483648 and 2147483647 (BIN 32 bits).
(4) Judgments whether (S1), (32), and (D) are positive or negative are made on the basis of the most significant bit (b31 for (S1) and (22), b63 for (D) ).

- 0: Positive
- 1: Negative


## D/

(1) Divides BIN 32-bit data designated by (31) and BIN 32-bit data designated by (32), and stores the result in the device designated by (D).

(2) With a word device, the division operation result is stored in 64 bits and both the quotient and remainder are stored. With a bit device, only the quotient is stored as the operation result in 32 bits.

Quotient : Stored at the lower 32 bits.
Remainder: Stored at the upper 32 bits (Stored only when using a word device).
(3) The values for (51) and (52) can be designated at between - 2147483648 and 2147483647 (BIN 32 bits).
(4) Judgment whether values for (51), (52), (D) and (D) +2 are positive or negative is made on the basis of the most significant bit (b31).
(Sign is attached to both the quotient and remainder.)

- 0: Positive
- 1: Negative


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) is turned ON, and the corresponding error code is stored into SDO.

- Attempt to divide (®2) by 0 .
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program multiplies the BIN data at D7 and D8 by the BIN data at D18 and D19 when X 5 is ON, and stores the result at D1 to D4.


#### Abstract

[Ladder Mode]


[List Mode]

(2) The following program outputs the value resulting when the data at X 8 to XF is multiplied by 3.14 to Y 30 to Y 3 F when X 3 is ON .
[Ladder Mode]

[List Mode]


### 6.2.5 BCD 4-digit addition and subtraction operations $(\mathrm{B}+(\mathrm{P}), \mathrm{B}-(\mathrm{P}))$


(s) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J\% |  | U:IG:\% | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## B+

(1) Adds the BCD 4-digit data designated by (D) and the BCD 4-digit data designated by © , and stores the result of the addition at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (S) and (D).
(3) If the result of the addition operation exceeds 9999, the higher bits are ignored.

The carry flag in this case does not go ON.

| 6 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- |$+$| 3 | 5 | 8 | 3 |
| :--- | :--- | :--- | :--- |$\leftarrow$| 0 | 0 | 1 | 5 |
| :--- | :--- | :--- | :--- |

B-
(1) Subtracts the BCD 4-digit data designated by © and the BCD 4-digit data designated by (D), and stores the result of the subtraction at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to © and (D).
(3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The (s) or (D) BCD data is outside the 0 to 9999 range.
(Error code: 4100)


## Program Example

(1) The following program adds BCD data 5678 and 1234, stores it at D993, and at the same time outputs it to from Y30 to Y3F.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SM400 |  |  |
| 1 | MOVP | H5678 | D993 |  |
| 3 | B+P | H1234 | D993 |  |
| 6 | MOVP | D993 | K4Y30 |  |
| 8 | END |  |  |  |

(2) The following program subtracts the BCD data 4321 from 7654, stores the result at D10, and at the same time outputs it to Y30 to Y3F.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | MOVP | H7654 | D10 |
| 3 | B-P MOVP | H4321 D10 | D10 K4Y30 |
| 8 | END |  |  |

2 When three data are set $($ (S1) + (22) $\rightarrow$ (D), (S1) - (32 $\rightarrow$ (D) $)$

(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)
(52) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
(D) : Head number of the devices where the addition/subtraction operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J, |  | U:lilial | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## B+

(1) Adds the BCD 4-digit data designated by (31) and the BCD 4-digit data designated by (32), and stores the result of the addition at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (51), (52) and (D).
(3) If the result of the addition operation exceeds 9999, the higher bits are ignored.

The carry flag in this case does not go ON.

$$
\begin{array}{|l|l|l|l|}
\hline 6 & 4 & 3 & 2 \\
\hline
\end{array}+\begin{array}{|l|l|l|l|}
\hline 3 & 5 & 8 & 3 \\
\hline
\end{array} \Rightarrow \begin{array}{|l|l|l|l|}
\hline 0 & 0 & 1 & 5 \\
\hline
\end{array}
$$

B-
(1) Subtracts the BCD 4-digit data designated by (51) and the BCD 4-digit data designated by (22), and stores the result of the subtraction at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (31), (32) and (D).
(3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.

| 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- |$-$| 0 | 0 | 0 | 3 |
| :--- | :--- | :--- | :--- |$\Rightarrow$| 9 | 9 | 9 | 8 |
| :--- | :--- | :--- | :--- |

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The (51), (32) (D) or BCD data is outside the 0 to 9999 range.
(Error code: 4100)


## $\square$ Program Example

(1) The following program adds the D3 BCD data and the Z 1 BCD data when X 20 goes ON , and outputs the result to Y8 to Y17.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 1 5 | $\begin{aligned} & \text { LD } \\ & \text { B+P } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \times 20 \\ & D 3 \\ & \text { 20 } \end{aligned}$ | Z1 | K4Y8 |

(2) The following program subtracts the BCD data at D20 from the BCD data at D10 when X20 goes ON, and stores the result at R10.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | LD | K20 |  |  |  |
| 1 | B-P | D10 | D20 | R10 |  |
| 5 | END |  |  |  |  |

### 6.2.6 BCD 8-digit addition and subtraction operations ( $\mathrm{DB}+(\mathrm{P}), \mathrm{DB}-(\mathrm{P}))$



(S) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)

| Setting Data | Internal Devices |  | R, ZR | Jal. |  | U:IG:... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## $\sum$ Function

## DB+

(1) Adds the BCD 8-digit data designated by (D) and the BCD 8-digit data designated by © , and stores the result of the addition at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to © and (D).
(3) If the result of the addition operation exceeds 99999999 , the upper bits will be ignored. The carry flag in this case does not go ON.

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 9 & 9 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 0 & 1 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline 0 & 0 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{array}
$$

DB-
(1) Subtracts the BCD 8-digit data designated by (D) and the BCD 8-digit data designated by (5), and stores the result of the subtraction at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (S) and (D).
(3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The © © or (®) BCD data is outside the 0 to 99999999 range.
(Error code: 4100)


## $\square$ Program Example

(1) The following program adds the BCD data 12345600 and 34567000 , stores the result at D887 and D888, and at the same time outputs them to from Y30 to Y4F.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | DMOVP | H12345600 |
| 8 | ${ }_{\text {DB }}^{\text {DP }}$ P | H34567000 |
| 11 | DMOVP END | D887 K8Y30 |

(2) The following program subtracts the BCD data 98765432 from 12345678, stores the result at D100 and D101, and at the same time outputs it from Y30 to Y4F.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | DMOVP | H98765432 | D100 |
| 4 | DB-P DMOVP | ${ }_{\text {H12 }}{ }^{2345678}{ }_{\text {K8x }}$ | D100 |
| ${ }_{11}^{8}$ | DMMOVP | D100 K8X30 |  |


(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)
(22) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)
(D) : Head number of the devices where the addition/subtraction operation result is stored (BCD 8 digits)

| Setting Data | Internal Devices |  | R, ZR | J. |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## DB+

(1) Adds the BCD 8-digit data designated by (31) and the BCD 8-digit data designated by (32), and stores the result of the addition at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (51), (52) and (D).
(3) If the result of the addition operation exceeds 99999999, the upper bits will be ignored. The carry flag in this case does not go ON.

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 9 & 9 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 0 & 1 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{array} \rightarrow \begin{array}{|l|l|l|l|l|l|l|}
\hline 0 & 0 & 6 & 5 & 4 & 3 & 2 \\
\hline
\end{array}
$$

## DB-

(1) Subtracts the BCD 8-digit data designated by (51) and the BCD 8-digit data designated by (®2), and stores the result of the subtraction at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (31), (52) and (D).
(3) The following will result if an underflow is generated by the subtraction operation:

The carry flag in this case does not go ON.

## 0 Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The (51), (32) (D) or BCD data is outside the 0 to 99999999 range. (Error code: 4100)


## $\triangle$ Program Example

(1) The following program adds the BCD data at $D 3$ and $D 4$ to the $B C D$ data at $Z 1$ and $Z 2$ when X20 goes ON, and stores the result at R10 and R11.
[Ladder Mode]

[List Mode]


### 6.2.7 BCD 4-digit multiplication and division operations ( $\mathrm{B}^{*}(\mathrm{P}), \mathrm{B} /(\mathrm{P})$ )


(S1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 4 digits)
(82) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 4 digits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BCD 8 digits)

| Setting Data | Internal Devices |  | R, ZR | 小..al |  | U:IGa! | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## B*

(1) Multiplies BCD data designated by (51) and BCD data designated by (32), and stores the result in the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (51) and (52).

B/
(1) Divides BCD data designated by (31) and BCD data designated by (22), and stores the result in the device designated by (D).

(2) Uses 32 bits to store the result of the division as quotient and remainder Quotient (BCD 4 digits) :Stored at the lower 16 bits. Remainder (BCD 4 digits) :Stored at the upper 16 bits.
(3) If (D) has been designated as a bit device, the remainder of the operation will not be stored.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The (51) or (32) BCD data is outside the 0 to 9999 range.
(Error code: 4100)
- Attempt to divide (s2) by 0 .
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program multiplies, when X 20 is turned ON , the BCD data at X 0 to XF by the BCD data at D8 and stores the operation result at D0 to D1.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |  | Device |  |  |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| 0 | $L D$ | K20 |  |  |  |  |
| 1 | B*P | K4×0 | D8 | D0 |  |  |
| 5 | END |  |  |  |  |  |

[Operation]

(2) The following program divides 5678 by the BCD data 1234, stores the result at D502 and D503, and at the same time outputs the quotient to Y30 to Y3F.
[Ladder Mode]

[List Mode]

[Operation]


### 6.2.8 BCD 8-digit multiplication and division operations (DB*(P),DB/(P))


(51) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 8 digits)
(52) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 8 digits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BCD 16 digits)

| Setting <br> Data | Internal Devices |  | R, ZR | J...al |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (2) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| ( ${ }^{\text {a }}$ | $\bigcirc$ |  |  | - |  |  |  |  | - |

## Function

## DB*

(1) Multiplies the BCD 8-digit data designated by (51) and the BCD 8-digit data designated by (22), and stores the product at the device designated by (D).

(2) If (D) has designated a bit device, the lower 8 digits (lower 32 bits) will be used for the product, and the higher 8 digits (upper 32 bits) cannot be designated.
K1 ....Lower 1 digit (b0 to 3), K4 ....Lower 4 digits (b0 to 15), K8.....Lower 8 digits (b0 to 31)
(3) 0 to 99999999 (BCD 8 digits) can be assigned to (51) and (52).

## DB/

(1) Divides 8-digit BCD data designated by (31) and 8-digit BCD data designated by (82), and stores the result in the device designated by (D).

(2) 64 bits are used for the result of the division operation, and stored as quotient and remainder.

Quotient (BCD 8 digits) :Stored at the lower 32 bits.
Remainder (BCD 8 digits) :Stored at the upper 32 bits.
(3) If (D) has been designated as a bit device, the remainder of the operation will not be stored.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The (31) or (2) BCD data is outside the 0 to 99999999 range.
(Error code: 4100)
- Attempt to divide (®2) by 0 .


## Program Example

(1) The following program multiplies the BCD data 67347125 and 573682 , stores the result from D502 to D505, and at the same time outputs the upper 8 digits to Y30 to Y4F.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program divides the BCD data from X20 to X3F by the BCD data at D8 and D9 when X0B goes ON, and stores the result from D765 to D768.
[Ladder Mode]
[List Mode]

[Operation]


### 6.2.9 Addition and subtraction of floating decimal point data (Single precision) ( $\mathrm{E}+(\mathrm{P}), \mathrm{E}-(\mathrm{P})$ )

Basic model QCPU: The upper five digits of the serial No. are " 04122 " or larger.

(S) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored
(real number)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:.al |  | U...lat... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | - | - |

*1:Available only in multiple Universal model QCPU

## Function

## E+

(1) Adds the 32-bit floating decimal point type real number designated at (D) and the 32-bit floating decimal point type real number designated at © , and stores the sum in the device designated at (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$
E-
(1) Subtracts a 32-bit floating decimal point type real number designated by (D) and a 32-bit floating decimal point type real number designated by (s), and stores the result at a device designated by (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range:
(Error code: 4100)
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
- The value of the specified device is $-0 .{ }^{*}{ }^{2}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)

[^2]- The result of addition and subtraction exceeds the following range. (The overflow occurs.) (For the Universal model QCPU only)
$2^{128} \leqq \mid$ Result of addition and subtraction |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\square$ Program Example

(1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X 20 goes ON, and stores the result at D3 and D4.
[Ladder Mode] [List Mode]

[Operation]

| D4 D3 |  | D11 | D10 | D4 | D3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5961.437 | + |  |  |  |  |

(2) The following program subtracts the 32-bit floating decimal point type real number at D10 and D11 from the 32-bit floating decimal point type real numbers at D20 and D21, and stores the result of the subtraction at D20 and D21.
[Ladder Mode]
[List Mode]

[Operation]


(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
(52) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D) : Head number of the devices where the addition/subtraction operation result is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J...al |  | Unililat | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  | ) | - | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  | ) | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | ) | - | - | - |

*1:Available only in multiple Universal model QCPU

## Function

## E+

(1) Adds the 32-bit floating decimal point type real number designated at (51) and the 32-bit floating decimal point type real number designated at (s2), and stores the sum in the device designated at (D).

(2) Values which can be designated at (51), (52) and (D) and which can be stored, are as follows:

$$
0,2^{-126} \leqq \mid \text { Designated value (stored value) } \mid<2^{128}
$$

E-
(1) Subtracts a 32-bit floating decimal point type real number designated by (S1) and a 32-bit floating decimal point type real number designated by (s2), and stores the result at a device designated by (D).

(2) Values which can be designated at (31) and (32) and (D) which can be stored, are as follows:

$$
0,2^{-126} \leqq \mid \text { Designated value (stored value) } \mid<2^{128}
$$

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range:
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
- The value of the specified device is -0. . $^{2}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. Refer to Section 3.2.4 for details.
- The result of addition and subtraction exceeds the following range. (The overflow occurs.) (For the Universal model QCPU only)
$2^{128} \leqq$ | Result of addition and subtraction |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## Program Example

(1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X 20 goes ON, and outputs the result to R0 and R1.
[Ladder Mode]

> [List Mode]

[Operation]

(2) The following programs subtracts the 32-bit floating decimal point type real numbers at D20 and D21 from the 32-bit floating decimal point type real numbers at D11 and D10, and stores the result at D30 and D31.
[Ladder Mode]
[List Mode]

[Operation]

| D11 D10 | D21 D20 | D31 D30 |
| :---: | :---: | :---: |
| 97365.203 | 76059.797 | 21305.406 |

### 6.2.10 Addition and subtraction of floating decimal point data (Double precision) (ED+(P),ED-(P))






> (s) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
> (D) : Head number of the devices where the data to be added to/subtracted from is stored (real number)

| Setting <br> Data | Internal Devices |  | R, ZR | J? |  | U...igat. | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## Function

## ED+

(1) Adds the 64-bit floating decimal point type real number designated at (D) and the 64-bit floating decimal point type real number designated at (S), and stores the sum in the device designated at (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## ED-

(1) Subtracts a 64-bit floating decimal point type real number designated by © and a 64-bit floating decimal point type real number designated by (s) and stores the result at a device designated by (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## $\bigcirc$ Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ Contents of designated device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result of addition/subtraction exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq \mid$ Result of operation |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X 20 goes ON, and stores the result at D3 to D6.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program subtracts the 64-bit floating decimal point type real number at D10 to D13 from the 64-bit floating decimal point type real numbers at D20 to D23, and stores the result of the subtraction at D20 to D23.
[Ladder Mode]

| SM400 | [ED-P D10 | D20 |
| :---: | :---: | :---: | :---: |

[Operation]

$$
\frac{\mathrm{D} 23}{} \frac{\mathrm{D} 22}{9736}, \frac{\mathrm{D} 21}{5.203}, \frac{\mathrm{D} 20}{\square}-\frac{\mathrm{D} 13}{\mathrm{D} 12} \frac{\mathrm{D} 11}{7605} \frac{\mathrm{D} 10}{\square .797} \rightarrow \square
$$




(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
(52) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D) : Head number of the devices where the addition/subtraction operation result is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U:...igat | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## T Function

## ED+

(1) Adds the 64-bit floating decimal point type real number designated at (51) and the 64-bit floating decimal point type real number designated at (s2), and stores the sum in the device designated at (D).

(2) Values which can be designated at (51), (32) and (D) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## ED-

(1) Subtracts a 64-bit floating decimal point type real number designated by ©1 and a 64-bit floating decimal point type real number designated by (S2), and stores the result at a device designated by (D).

(2) Values which can be designated at (31) and (32) and (D) which can be stored, are as follows: $0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ Contents of designated device $\mid<2^{1024}$
- The value of the specified device is -0 .
(Error code: 4140)
- The result of addition/subtraction exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq \mid$ Result of operation |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and outputs the result at R0 to R3.
[Ladder Mode] [List Mode]


| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 1 | ${ }_{\text {ED }}^{\text {L }}$ P | $\times 20$ |  |  |
| 5 | END |  | D10 | R |

[Operation]
(2) The following programs subtracts the 64-bit floating decimal point type real numbers at D20 to D23 from the 64-bit floating decimal point type real numbers at D10 to D13, and stores the result at D30 to D33.
[Ladder Mode]

[Operation]


### 6.2.11 Multiplication and division of floating decimal point data (Single precision) ( $\left.E^{*}(P), E /(P)\right)$


(s1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
(52) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
(D) : Head number of the devices where the multiplication/division operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jal.alin |  |  | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | $\bigcirc * 1$ | - |
| (52) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | $\bigcirc * 1$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | $\bigcirc * 1$ | - |

*1:Available only in multiple Universal model QCPU

## Function

## E*

(1) Multiplies the 32-bit floating decimal point real number designated by (31) by the 32-bit floating decimal point real number designated by (2) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (51), (52) and (D) and which can be stored, are as follows: $0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$
E/
(1) Divides the 32-bit floating decimal point real number designated by (51) by the 32-bit floating decimal point real number designated by (2) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (31), (32) and (D) and which can be stored, are as follows: $0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device or the result of multiplication is not within the following range:
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
- The value of the designated device is -0 . ${ }^{* 2}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. Refer to Section 3.2.4 for details.
- The result of multiplication and division exceeds the following range. (The overflow occurs.)(For the Universal model QCPU only)
$2^{128} \leqq \mid$ Result of addition and subtraction |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\square$ Program Example

(1) The following program multiplies the 32-bit floating decimal point real numbers at D3 and D4 and the 32-bit floating decimal point real numbers at D10 and D11, and stores the result at R0 and R1.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 1 5 | $\begin{aligned} & L D \\ & \text { E*P } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & x_{20} \\ & \mathrm{D3} \end{aligned}$ | D10 | RO |

[Operation]

(2) The following program divides the 32-bit floating decimal point real numbers at D10 and D11 by the 32-bit floating decimal point real numbers at D20 and D21, and stores the result at D30 and D31.
[Ladder Mode] [List Mode]

|  | $\left[\begin{array}{llll}\mathrm{E} / \mathrm{P} & \text { D10 } & \text { D20 } & \text { D30 } \\ \hline\end{array}\right]$ |
| :--- | :--- | :--- | :--- | :--- |


| Step | Instruction | Device |  |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | SM400 |  |  |
|  | D20 | D30 |  |  |
| 1 | E/P | D10 | D20 |  |
| 5 | END |  |  |  |
|  |  |  |  |  |

[Operation]

| D11 D10 |  | D21 D20 | D31 | D30 |
| :---: | :---: | :---: | :---: | :---: |
| 52171.39 | $\div$ | 9.73521 |  |  |

### 6.2.12 Multiplication and division of floating decimal point data (Double precision) (ED*(P),ED/(P))



> (51) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
> (52) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
> (D) : Head number of the devices where the multiplication/division operation result will be stored (real number)


## T Function

## ED*

(1) Multiplies the 64-bit floating decimal point real number designated by (51) by the 64-bit floating decimal point real number designated by (2) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (51), (32) and (D) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## ED/

(1) Divides the 64-bit floating decimal point real number designated by (51) by the 64-bit floating decimal point real number designated by (®2) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (51), (52) and (D) and which can be stored, are as follows: $0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device or the result of multiplication is not within the following range:
(Error code: 4140)

$$
0,2^{-1022} \leqq \mid \text { Contents of designated device } \mid<2^{1024}
$$

- The value of the designated device is -0 .
(Error code: 4140)
- The value of (®2) at division operation is 0 .
(Error code: 4100)
- The result of multiplication/division exceeds the following range (Operation results in an overflow):

$$
2^{1024} \leqq \mid \text { Result of operation } \mid
$$

(Error code: 4141)

## /Program Example

(1) The following program multiplies the 64-bit floating decimal point real numbers at D3 to D6 and the 64-bit floating decimal point real numbers at D10 to D13, and stores the result at R0 to R3.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program divides the 64-bit floating decimal point real numbers at D10 to D13 by the 64-bit floating decimal point real numbers at D20 to D23, and stores the result at D30 to D33.
[Ladder Mode]

[List Mode]

## [Operation]


$\Rightarrow \quad \square \quad \frac{\text { D33 }}{\frac{\text { D32 }}{5359} \cdot \frac{\text { D31 }}{041} \frac{\text { D30 }}{\square} 10}$

### 6.2.13 Block addition and subtraction (BK+(P),BK-(P))


(51) : Head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
(52) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
(D) : Head number of the devices where the operation result will be stored (BIN 16 bits)
n : Number of addition/subtraction data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..! |  | Ulalal | Zn | Constants <br> \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (22) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

## BK+

(1) Adds $n$ points of BIN data from the device designated by (51) and n-points of BIN data from the device designated by (32) and stores the result from the device designated by (D) onward.

(2) Block addition is performed in 16-bit units.
(3) The constant designated by ©2) can be between -32768 and 32767 (BIN 16-bit data).

(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

```
- K32767 +K2 \(\longrightarrow \mathrm{K}-32767\)
(7FFFH) (0002H) (8001H)
- \(\mathrm{K}-32767+\mathrm{K}-2 \longrightarrow \mathrm{~K} 32767\)
(8001H) (FFFEH) (7FFFH)
```


## BK-

(1) Subtracts $n$ points of BIN data from the device designated by (31) and n-points of BIN data from the device designated by (52) and stores the result from the device designated by (D) onward.



(2) Block subtraction is performed in 16-bit units.
(3) The constant designated by (22) can be between -32768 and 32767 (BIN 16-bit data).


(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.
$\underset{(8000 \mathrm{H})}{\mathrm{K}-32768-\mathrm{K} 2} \underset{(0002 \mathrm{H})}{\longrightarrow} \begin{array}{r}\text { K } 32766 \\ (7 \mathrm{FFEH})\end{array}$

- K32767 $-\mathrm{K}-2 \longrightarrow-32767$
(7FFFH) (FFFEH) (8001H)


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the (31), (32) or (D) device exceeds the range of that device.
(Error code: 4101)
- The device ranges of (51) and (D) overlap. (Except when the same device is assigned to (51) and (D)
(Error code: 4101)
- The device ranges of (s2) and (D) overlap. (Except when the same device is assigned to (®2) and (D)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program adds, when X 20 is turned ON , the data stored at D100 to D103 to the data stored at R0 to R3 and stores the operation result into the area starting from D200.
[Ladder Mode]
[List Mode]

[Operation]

| b15---------b0 |  |  |
| :---: | :---: | :---: |
| D100 | 6789 | (BIN) |
| D101 | 7821 | (BIN) |
| D102 | 5432 | (BIN) |
| D103 | 3520 | (BIN) |
|  | D0 | 4 |



| b15--------b0 |  |  |
| :--- | :--- | :--- |
| D200 | 8023 | $(\mathrm{BIN})$ |
| D201 | 9853 | $(\mathrm{BIN})$ |
| D202 | 2180 | $(\mathrm{BIN})$ |
| D203 | 2520 | $(\mathrm{BIN})$ |
|  |  |  |

(2) The following program subtracts, when X1C is turned ON, the constant 8765 from the data at D100 to D102 and stores the operation result into the area starting from R0.
[Ladder Mode]
[List Mode]


[Operation]


### 6.2.14 BIN 32-bit data block addition and subtraction operations (DBK+(P),DBK-(P))


$Q_{n U(D)(H) C P U: ~ T h e ~ s e r i a l ~ n u m b e r ~(f i r s t ~ f i v e ~ d i g i t s) ~ i s ~ " 10102 " ~ o r ~ l a t e r . ~}^{\text {( }}$ QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(51): Head number of the devices where the data to be added and subtracted are stored (BIN 32 bits)
(22) : Addition and subtraction data or head number of the devices where the addition and subtraction data are stored (BIN 32 bits)
(D): Head number of the devices where the addition and subtraction operation result will be stored (BIN 32 bits)
n : Number of addition and subtraction data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U:...ical | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (32) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |
| n | - | $\bigcirc$ |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - |

## Function

## DBK+

(1) This instruction adds BIN 32-bit data stored in n-point devices starting from the device specified by (S1) to BIN 32-bit data stored in n-point devices starting from the device specified by (s2) or a constant. and then stores the operation result into the nth device specified by (D) and up,
When a device is specified for (52)


When a constant is specified for (s2)

(2) Block addition is executed in 32-bit units.
(3) The constant in the device specified by ©2 can be between -2147483648 to 2147483647 (BIN 32-bit data).
(4) If the value specified by n is 0 , the instruction will be not processed.
(5) The following will happen if an overflow occurs in an operation result: The carry flag in this case is not turned on.

```
. K2147483647+K2 \longrightarrow K-2147483647
(7FFFFFFFH) (00000002H) (80000001H)
K-2147483647+K -2 M2147483647
(80000001H) (FFFFFFFEH) (7FFFFFFFH)
```


## DBK-

(1) This instruction subtracts BIN 32-bit data stored in the n-point devices starting from the device specified by (32) or a constant from BIN 32-bit data stored in n-point devices starting from the device specified by (S1), and then stores the operation result into the nth device specified by (D) and up, When a device is specified for (s2)


When a constant is specified for (s2)

(2) Block subtraction is executed in 32-bit units.
(3) The constant in the device specified by ©2 can be between -2147483648 to 2147483647 (BIN 32-bit data).
(4) If the value specified by n is 0 , the instruction will be not processed.
(5) (D) specifies out of the range of n-point devices starting from the device specified by (31) and (22).

However, (51) and (52) can specify the same device.
(6) The following will happen if an overflow occurs in an operation result:

The carry flag in this case is not turned on.

$$
\begin{aligned}
& \text { - K2147483647 - K-2 } \longrightarrow \mathrm{K}-2147483647 \\
& \text { (7FFFFFFFH)(00000002н) (80000001н) } \\
& \mathrm{K}-2147483647-\mathrm{K} 2 \longrightarrow \mathrm{~K} 2147483647 \\
& \text { (80000001н) (FFFFFFFEH) (7FFFFFFFH) }
\end{aligned}
$$

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- A negative value is specified for $n$.
(Error code: 4100)
- The range of the n-point devices starting from the device specified by (51), (32), or (D) exceeds the specified device range.
(Error code: 4101)
- The range of the n-point devices starting from the device specified by (s1) overlaps with the range of the $n$-point devices starting from the device specified by (D). (Exclude the case that (51) and (D) specify the same device.
(Error code: 4101)
- The range of the n-point devices starting from the device specified by (22) overlaps with the range of the n-point devices starting from the device specified by (D. (Error code: 4101)
(1) The following program adds the value data stored at R0 to R5 to the constant, and then stores the operation result into D30 to D35, when M0 is turned on.
[Ladder Mode]
[List Mode]

$K 3$
[Operation]

(2) The following program subtracts the value data stored at D50 to D59 from the value data stored at D100 to D109, and then stores the operation result into R100 to R109, when M0 is turned on.
[Ladder Mode]
[List Mode]


100 K5
[Operation]

| b0 |  |
| :--- | :--- |
| D31 |  |
| D101,D100 | 12345 |
| D103,D102 | 54321 |
| D105,D104 | -12345 |
| D107,D106 | -54321 |
| D109,D108 | 99999 |
|  |  |


| b31 |  |
| ---: | :---: |
| D51,D50 | 11111 |
| D53,D52 | -11111 |
| - D55,D54 | 22222 |
| D57,D56 | -22222 |
| D58,D58 | 33333 |
|  |  |


| b31 |  |
| :---: | :---: |
| R101,R100 | 1234 |
| $\square \mathrm{R} 103, \mathrm{R} 102$ | 65432 |
| R105,R104 | -34567 |
| R107,R106 | -32099 |
| R109,R108 | 66666 |

### 6.2.15 Linking character strings (\$+(P))

1 When two data are set $($ (D) + (S) $\rightarrow$ (D)

(s) : Data for linking or head number of the devices where the data for linking is stored (character string)
(D) : Head number of the devices where the data to be linked is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J:. |  | U骨igat | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Links the character string data designated by © after the character string data designated by (D) and stores the result into the area starting with the device number designated by (D). The object of character string data is that character string data stored from device numbers designated at ( $)^{\text {and }}$ (S) to that stored at " 00 H ".



(2) When character strings are linked, the " 00 H ", which indicates the end of character string data designated at (D), is ignored, and the character string designated at (S) is appended to the last character of the (D) string.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The entire character string linked from the device number designated by (D) to the final device number of the relevant device cannot be stored.
(Error code: 4101)
- The storage device numbers for the character strings designated by (s) and (D) overlap.
- The character string of (S) and (D) exceeds 16383 characters.


## $\triangle$ Program Example

(1) The following program links the character string stored from D10 to D12 to the character string "ABCD" when X0 is ON.
[Ladder Mode]


## [List Mode]


[Operation]


Automatically stores " 00 H ".

## When three data are set $($ (51) + (52 $) \rightarrow$ (D)


(S1) : Data for linking or head number of the devices where the data for linking is stored (character string)
(22) : Data to be linked or head number of the devices where the data to be linked is stored (character string)
(D) : Head number of the devices where the linking result will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J.al |  | U"IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (2) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| ( ${ }^{\text {b }}$ | - | $\bigcirc$ |  |  |  | - |  | - | - |

(1) Links the character string data designated by (S2) after the character string data designated by (51) and stores the result into the area starting with the device number designated by (D).



(2) When character strings are linked, the " 00 H " which indicates the end of character string data indicated by (51), is ignored, and the character string indicated by (s2) is appended to the last character of the (31) string.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The entire character string linked from the device number designated by (D) to the final device number of the relevant device cannot be stored.
(Error code: 4101)
- The storage device numbers for the character strings designated by (51) and (52) overlap.
(Error code: 4101)
- The storage device numbers for the character strings designated by (32) and (D) overlap.
(Error code: 4101)
- The character string of (S1), (52) and (D) exceeds 16383 characters. (Error code: 4101)


## $\triangle$ Program Example

(1) The following program links the character string stored from D10 to D12 with the character string "ABCD" when X0 is ON, and stores them in D100 onwards.
[Ladder Mode]

[List Mode]
[Operation]

| 15---- b8 b7---- b |  |  |
| :---: | :---: | :---: |
| D10 | 62н (b) | 61н (a) |
| D11 | 64н (d) | 63н (c) |
| D12 | 00\% | 65 H (e) |





### 6.2.16 Incrementing and decrementing 16-bit BIN data (INC(P),DEC(P))



## $\sqrt{2}$ Function

## INC

(1) Adds 1 to the device designated by (D) (16-bit data).

(2) When INC/INCP operation is executed for the device designated by © , whose content is 32767, the value -32768 is stored at the device designated by (D).

## DEC

(1) Subtracts 1 from the device designated by (D) (16-bit data).

(2) When DEC/DECP operation is executed for the device designated by © , whose content is -32768 , the value 32767 is stored at the device designated by (D).

## O Operation Error

(1) There are no operation errors associated with the $\operatorname{INC}(P) / D E C(P)$ instruction.

## $\square$ Program Example

(1) The following program outputs the present value at the counter C 0 to C 20 to the area Y 30 to Y3F in BCD, every time X8 is turned ON. (When present value is less than 9999)
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| Device |  |  |  |
| 0 | LD | X8 |  |
| 1 | BCDP | COZ1 | K4Y30 |
| 4 | INCP | Z1 |  |
| 6 | LD= | K21 | $\mathrm{Z1}$ |
| 9 | OR | X7 |  |
| 10 | RST | Z1 |  |
| 12 | END |  |  |
|  |  |  |  |

(2) The following is a down counter program.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\mathrm{X7}$ K 100 | D8 |
|  | LD | $\times 8$ |  |
| 4 | ANI | 138 |  |
| 5 | DECP | D8 |  |
| 7 | LD= | K0 | D8 |
| 10 11 | OUT END | M38 |  |

### 6.2.17 Incrementing and decrementing 32-bit BIN data (DINC(P),DDEC(P))

## Basic


(D) : Head number of devices for $\operatorname{DINC}(+1)$ or $\operatorname{DDEC}(-1)$ operation (BIN 32 bits)

| Setting Data |  | evices | R, ZR | J\%! |  | U | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( ${ }^{\text {a }}$ | $\bigcirc$ |  |  |  |  |  |  | - |  |

## Function

## DINC

(1) Adds 1 to the device designated by (D) (32-bit data).

(2) When DINC/DINCP operation is executed for the device designated by (D), whose content is 2147483647 , the value -2147483648 is stored at the device designated by (D).
DDEC
(1) Subtracts -1 from the device designated by (D) (32-bit data).

(2) When DDEC/DDECP operation is executed for the device designated by © , whose content is 0 , the value -1 is stored at the device designated by (D).

## Operation Error

(1) There are no operation errors associated with the $\operatorname{DINC}(\mathrm{P})$ or $\operatorname{DDEC}(\mathrm{P})$.

## $\triangle$ Program Example

(1) The following program adds 1 to the data at DO and D 1 when X 0 is ON .
[Ladder Mode]
[List Mode]

(2) The following program adds 1 to the data set at X 10 to X 27 when X 0 goes ON , and stores the result at D3 and D4.
[Ladder Mode]

## [List Mode]


(3) The following program subtracts 1 from the data at D 0 and D 1 when X 0 goes ON .
[Ladder Mode]
[List Mode]

(4) The following program subtracts 1 from the data set at X 10 to X 27 when X 0 goes ON , and stores the result at D3 and D4.
[Ladder Mode]


## [List Mode]



### 6.3 Data conversion instructions

### 6.3.1 Conversion from BIN data to 4-digit and 8-digit BCD (BCD(P),DBCD(P))

Basic Hisiommane Process Redundant Universal

(S) : BIN data or head number of the devices where the BIN data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where BCD data will be stored (BCD $4 / 8$ digits)

| Setting Data | Internal Devices |  | R, ZR | J...al |  | U..lg:a | Zn | Constants <br> K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| ( $)$ | $\bigcirc$ |  |  |  |  |  |  | - | - |

## $\sum$ Function

## BCD

Converts BIN data (0 to 9999) at the device designated by © to BCD data, and stores it at the device designated by (D).


## DBCD

Converts BIN data (0 to 99999999) at the device designated by © to BCD data, and stores it at the device designated by (D).

| (S) BIN 99999999 | (S)+1 (Upper 16 bits) |  |  |  | (5)(Lower 16 bits) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  | 0\|0|0|0| | $01_{1} 0 \mid 1$ | $1{ }_{1} 11111$ | 011011 | 11110 | $00_{0\|0\| 0 \mid}$ | 1 1 1 1 1 1 |  | $1{ }_{1} 111$ |  |
| Must always be "0" (upper 5 digits). $\checkmark^{\text {a }}$ BCD conversion |  |  |  |  |  |  |  |  |  |  |
|  | $\stackrel{\stackrel{\rightharpoonup}{x}}{x}$ | $\frac{8}{x}$ | $\frac{8}{x}$ | $\stackrel{\rightharpoonup}{x}$ | $\frac{8}{x}$ | $\stackrel{\stackrel{y}{x}}{x}$ | $\frac{\bar{\partial}}{x}$ |  | $\frac{8}{\times}$ |  |
| (D) BCD 99999999 |  |  |  |  |  |  |  |  |  |  |
|  | $1{ }^{1} 000 \mid 11$ | $1{ }^{1} 0011$ | $\left.1\right\|^{1} 0011$ | 10001 | $1\|0\| 0 \mid 11$ | 1 O 011 | $1{ }^{1} 001$ | 11 | 0 | 01 |
|  | $\begin{aligned} & \text { Ten } \\ & \text { millions } \\ & \text { digits } \end{aligned}$ | Millions digits | Hundred thousands digits | Ten thousands digits | Thousands digits | Hundreds digits | $\begin{aligned} & \text { Tens } \\ & \text { digits } \end{aligned}$ |  |  |  |
|  | (D)+1 (Upper 4 digits) |  |  |  | (D)(Lower 4 digits) |  |  |  |  |  |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data of (s) is other than 0 to 9999 at BCD instruction.
(Error code: 4100)
- The data of © or © ( +1 is other than 0 to 99999999 at DBCD instruction.
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program outputs the present value of C 4 from Y 20 to Y 2 F to the BCD display device.


7-segment display unit
[Ladder Mode]

[List Mode]

(2) The following program outputs 32-bit data from D0 to D1 to Y40 to Y67.

[Ladder Mode]

[List Mode]


### 6.3.2 Conversion from BCD 4-digit and 8-digit data to BIN data ( $\mathrm{BIN}(\mathrm{P}), \mathrm{DBIN}(\mathrm{P}))$


(S) : BCD data or head number of the devices where the BCD data is stored (BCD $4 / 8$ digits)
(D) : Head number of the devices where BIN data will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%! |  | U) | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## $\mathcal{Z}$ Function

## BIN

Converts BCD data (0 to 9999) at device designated by (s) to BIN data, and stores at the device designated by (D).


## DBIN

Converts BCD data ( 0 to 99999999 ) at device designated by © to BIN data, and stores at the device designated by (D).

|  | (S) +1 |  |  |  | (5) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\stackrel{\stackrel{\rightharpoonup}{x}}{x}$ | $\stackrel{\circ}{x}$ | $\stackrel{\circ}{x}$ | $\stackrel{\text { t}}{x}$ |  | $\frac{\ddot{0}}{x}$ |  |  | $\stackrel{\bar{\partial}}{\bar{x}}$ |  |  |  |  |
| ( 5 BCD 99999999 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { Ten } \\ & \text { millions } \\ & \text { digits } \end{aligned}$ | $\begin{array}{ll}\text { Millions } & \begin{array}{l}\text { Hundred } \\ \text { digits } \\ \text { thousands } \\ \text { digits }\end{array}\end{array}$ <br> (D) +1 |  | Ten <br> thousands digits <br> digitsThousands <br> digits   <br> BIN conversion (D)   |  |  |  |  |  |  | $\begin{aligned} & \text { Ones } \\ & \text { digits } \end{aligned}$ |  |  |
|  |  |  |  |  |  |  |
| (D) BIN 99999999 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- When values other than 0 to 9 are designated to any digits of (s)
(Error code: 4100)
When the QCPU is used, the error above can be suppressed by turning ON SM722.
However, the instruction is not executed regardless of whether SM722 is turned ON or OFF if the designated value is out of the available range.
For the BINP/DBINP instruction, the next operation will not be performed until the command (execution condition) is turned from OFF to ON regardless of the presence/absence of an error.


## $\triangle$ Program Example

(1) The following program converts the BCD data at X 10 to X 1 B to BIN when X 8 is ON , and stores it at D8.

[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 4 | $\begin{aligned} & \text { LD } \\ & \text { BINP } \\ & \text { END } \end{aligned}$ | $\begin{array}{ll} \text { X8 } \\ \text { K3 } & \text { D8 } 80 \end{array}$ |

(2) The following program converts the BCD data at X 10 to X 37 to BIN when X 8 is ON , and stores it at D0 and D1.
(Addition of the BIN data converted from BCD at X20 to X37 and the BIN data converted from BCD at X10 to X1F)

[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 8$ |  |  |
| 4 | ${ }_{\text {DB* }}$ (NP | K6X20 | D9 ${ }^{\text {d }}$ |  |
| 9 | ${ }_{\text {BIN }}$ | K4X10 |  |  |
| 12 | MOV | K0 | D4 |  |
| 14 | D+ | D3 | D5 | D |
| 20 | END |  |  |  |

If the data set at X 10 to X 37 is a BCD value which exceeds 2147483647 , the value at D0 and D1 will be a negative value, because it exceeds the range of numerical values that can be handled by a 32-bit device.

### 6.3.3 Conversion from BIN 16 and 32-bit data to floating decimal point (Single precision) (FLT(P),DFLT(P))


(S) : Integer data to be converted to 32-bit floating decimal point data or head number of the devices where the integer data is stored (BIN 16/32 bits)
(D) : Head number of the devices where the converted 32-bit floating decimal point data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J...: |  | U:.ina | Zn |  | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ |  | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ |  | $\bigcirc * 1$ |  | - |

*1:Available only in multiple Universal model QCPU

## Function

## FLT

(1) Converts 16-bit BIN data designated by ©s to 32-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -32768 to 32767 can be designated by (s).

## DFLT

(1) Converts 32-bit BIN data designated by © to 32-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -2147483648 to 2147483647 can be designated by © ${ }^{(S 1}$ and © .
(3) Due to the fact that 32-bit floating decimal point type real numbers are processed by simple 32-bit processing, the number of significant digits is 24 bits if the display is binary and approximately 7 digits if the display is decimal.
For this reason, if the integer exceeds the range of -16777216 to 16777215 (24-bit BIN value), errors can be generated in the conversion value.
As for the conversion result, the 25th bit from the upper bit of the integer is always filled with 1 and 26 th bit and later bits are truncated.


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The result exceeds the following range (The overflow occurs.) (For the Universal model QCPU only)
$2^{128} \leqq \mid$ Operation result |
(Error code: 4141)


## $\square$ Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 32-bit floating decimal point type real number and stores the result at D0 and D1.
[Ladder Mode]
[List Mode]
$\left.\begin{array}{|cccc|}\hline \text { SM400 } & \text { [FLTP } & \text { D20 } & \text { DO } \\ \hline\end{array}\right] \mid$

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | SM4400 |  |
| 1 | FLTP | D20 | DO |
| 4 | END |  |  |
|  |  |  |  |

[Operation]

(2) The following program converts the BIN 32-bit data at D20 and D21 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1.
[Ladder Mode] [List Mode]

[Operation]


### 6.3.4 Conversion from BIN 16 and 32-bit data to floating decimal point (Double precision) (FLTD(P),DFLTD(P))


(S) : Integer data to be converted to 64-bit floating decimal point data or head number of the devices where the
(D) : Head number of the devices where the converted 64-bit floating decimal point data will be stored (real number)


Function

## FLTD

(1) Converts 16 -bit BIN data designated by © to 64-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -32768 to 32767 can be designated by (s).

## DFLTD

(1) Converts 32-bit BIN data designated by © to 64-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -2147483648 to 2147483647 can be designated by $(5+1$ and $(\varsigma)$.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 64-bit floating decimal point type real number and stores the result at D0 to D3.
[Ladder Mode]
[List Mode]
$\left.\begin{array}{llll} & \text { SM400 } & \text { [FLTDP D20 } & \text { DO }\end{array}\right]$

[Operation]

| D20 | Conversion to real number | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15923 |  | 15923 |  |  |  |
| BIN value |  |  | floa umb |  |  |

(2) The following program converts the BIN 32-bit data at D20 and D21 to a 64-bit floating decimal point type real number, and stores the result at D0 to D3.
[Ladder Mode]
[List Mode]


## [Operation]

| D21 D20 | Conversion to real number$\qquad$ | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16543521 |  |  | 1654 | 521 |  |
| BIN value |  | 64-bit floating-point real number |  |  |  |

### 6.3.5 Conversion from floating decimal point data to BIN16- and 32-bit data (Single precision) (INT(P),DINT(P))

Basic model QCPU: The upper five digits of the serial No. are " 04122 " or larger.

(S) : 32-bit floating decimal point data to be converted to BIN value or head number of the devices where the
floating decimal point data is stored (real number)
(D) : Head number of the devices where the converted BIN value will be stored (BIN $16 / 32$ bits)

| SettingData | Internal Devices |  | R, ZR | J.! |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  | O | $\bigcirc * 1$ | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | O | $\bigcirc$ | - | - |

*1:Available only in multiple Universal model QCPU

## Function

## INT

(1) Converts the 32-bit floating decimal point real number designated at © into BIN 16-bit data and stores it at the device number designated at (D).

(2) The range of 32 -bit floating decimal point type real numbers that can be designated at © ( +1 or (s) is from -32768 to 32767 .
(3) Stores integer values stored at (D) as BIN 16-bit values.
(4) After conversion, the first digit after the decimal point of the real number is rounded off.

## DINT

(1) Converts 32-bit floating decimal point type real number designated by © to BIN 32-bit data, and stores the result at the device number designated by (D).

(2) The range of 32 -bit floating decimal point type real numbers that can be designated at (S) +1 or (s) is from -2147483648 to 2147483647.
(3) The integer value stored at (D) +1 and (D) is stored as BIN 32 bits.
(4) After conversion, the first digit after the decimal point of the real number is rounded off.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
(Error code: 4140)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)
- The 32-bit floating decimal point type data designated by © when the INT instruction was used was outside the -31768 to 32767 range.
(Error code: 4100)
- The 32-bit floating decimal point type data designated by © when the DINT instruction was used was outside the -2147483648 to 2147483647 range. (Error code: 4100)


## $\triangle$ Program Example

(1) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 16-bit data, and stores the result at D0.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 32-bit data and stores the result at D0 and D1. [Ladder Mode]
[List Mode]

[Operation]

| D21 D20 | Integer conversion | D1 | D0 |
| :---: | :---: | :---: | :---: |
| -574968.321 |  |  |  |
| 32-bit floating-point real number |  |  | lu |
| D21 D20 | Integer conversion |  |  |
| 2147483649.22 | An operation error occurs |  |  |
| 32-bit floating-point real number |  | " |  |

### 6.3.6 Conversion from floating decimal point data to BIN16- and 32-bit data (Double precision) (INTD(P),DINTD(P))


(S) : 64-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
(D) : Head number of the devices where the converted BIN value will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | Jind |  |  | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc$ | - | - |

## Function

## INTD

(1) Converts the 64-bit floating decimal point real number designated at © into BIN 16-bit data and stores it at the device number designated at (D).

(2) The range of 64-bit floating decimal point type real numbers that can be designated at (s) +3 ,(s) +2 , (s) +1 or (s) is from -32768 to 32767.
(3) Stores integer values stored at (D) as BIN 16-bit values.
(4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

## DINTD

(1) Converts 64-bit floating decimal point type real number designated by © to BIN 32-bit data, and stores the result at the device number designated by (D).

(2) The range of 64-bit floating decimal point type real numbers that can be designated at (s) +3 ,(s) +2 ,(s) +1 or (s) is from -2147483648 to 2147483647 .
(3) The integer value stored at (D) +1 and (D) is stored as BIN 32 bits.
(4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid \leqq 2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The 64-bit floating decimal point type data designated by © when the INTD instruction was used was outside the -31768 to 32767 range.
(Error code: 4100)
- The 64-bit floating decimal point type data designated by ©s when the DINTD instruction was used was outside the -2147483648 to 2147483647 range. (Error code: 4100)


## Program Example

(1) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 16-bit data, and stores the result at D0.
[Ladder Mode]

## [List Mode]



[Operation]


D23 D22 D21 D20 Conversion to integer
$-33562.3211 \longrightarrow$ An operation erroe occurs because the specified data is larger than -32768 .
64-bit floating-point real number
(2) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 32-bit data and stores the result at D0 and D1.
[Ladder Mode]
[List Mode]

[Operation]


64-bit floating-point real number BIN value
D23 D22 D21 D20 Conversion to integer
$2147483649.22 \longrightarrow$ An operation erroe occurs because the
64-bit floating-point real number specified data is larger than 2147483647.

### 6.3.7 Conversion from BIN 16-bit to BIN 32-bit data (DBL(P))


(S) : BIN 16-bit data or head number of the devices where the BIN 16-bit data is stored (BIN 16 bits)
(D) : Head number of the devices where the converted BIN 32-bit data will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR |  |  | U...1G:... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

Converts BIN 16-bit data at device designated by © to BIN 32-bit data with sign, and stores the result at a device designated by (D).


## O Operation Error

(1) There are no errors associated with the $\operatorname{DBL}(P)$ instruction.
$\triangle$ Program Example
(1) The following program converts the BIN 16-bit data stored at D100 to BIN 32-bit data when X20 is ON, and stores at R100 and R101.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |
| :---: | :--- | :--- |
| 0 | Levice |  |
| 1 | LD | X2LP |
| 4 | END | D100 |

[Operation]

| D100 | R101 R100 |
| :---: | :---: |
| FB2Eн | FFFFFB2Eн |
| (-1234) | (-1234) |

### 6.3.8 Conversion from BIN 32-bit to BIN 16-bit data (WORD(P))



(S) : BIN 32-bit data or head number of the devices where the BIN 32-bit data is stored (BIN 32 bits)
(D) : Head number of the devices where the converted BIN 16-bit data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J:. |  | U: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## $\sqrt{3}$ Function

Converts BIN 32-bit data at device designated by (s) to BIN 16-bit data with sign, and stores the result at a device designated by (D).

Devices can be designated in the range from -32768 to 32767 .


BIN 32-bit data

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The contents of the data designated by (s) +1 and (s) are outside the range of -32768 to 32767.
(Error code: 4100)


## Program Example

(1) The following program converts the BIN 32-bit data at R100 and R101 to BIN 16-bit data when X20 is ON, and stores it at D100.
[Ladder Mode]

[Operation]

[List Mode]


### 6.3.9 Conversion from BIN 16 and 32-bit data to Gray code (GRY(P),DGRY(P))

\begin{abstract}
$\square$ indicates an instruction symbol of GRY, DGRY.

(s) : BIN data or head number of the devices where the BIN data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the converted Gray code will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J景: |  | U:..igat... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## 5 Function

## GRY

Converts BIN 16-bit data at the device designated by © to Gray code, and stores result at device designated by (D).
(S) BIN 1234


## DGRY

Converts BIN 32-bit data at the device designated by © to Gray code, and stores result at device designated by (D).
(S) BIN 305419896

| (S)+1 (Upper 16 bits) |  |  |  |  |  |  |  |  | (S)(Lower 16 bits) |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{equation*} \text { (D) }+1 \tag{D} \end{equation*}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 0 0 1 1 0 1 1 0 0 1 0 1 1 1 0 0 1 1 1 1 1 0 1 0 1 0 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data at (s) is a negative number.
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program converts the BIN data at D100 to Gray code when X 10 is ON, and stores result at D200.
[Ladder Mode] [List Mode]

(2) The following program converts the BIN data at D10 and D11 to Gray code when X1C is ON, and stores it at D100 and D101.


### 6.3.10 Conversion of Gray code to BIN 16 and 32-bit data (GBIN(P),DGBIN(P))


(S) : Gray code data or head number of the devices where the Gray code data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)

| Setting <br> Data | Internal Devices |  | $\mathrm{R}, \mathrm{ZR}$ | 小㿻: |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

Function

## GBIN

Converts Gray code data at device designated by (s) to BIN 16-bit data and stores at device designated by (D).
(S) Gray code 1234

| b15 | bl |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |

(D) BIN 1234

## DGBIN

Converts Gray code data at device designated by (s) to BIN 32-bit data and stores at device designated by (D).
(S)+1 (Upper 16 bits)
(S) (Lower 16 bits)


(S) Gray code 305419896 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0

(D) +1


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Data at (s) when the GBIN instruction was issued is outside the 0 to 32767 range.
(Error code: 4100)
- Data at © when the DGBIN instruction was issued is outside the 0 to 2147483647 range.
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program converts the Gray code data at D100 when X 10 is ON to BIN data, and stores the result at D200.
[Ladder Mode] [List Mode]

(2) The following program converts the Gray code data at D10 and D11 to BIN data when X1C is ON, and stores the result at D0 and D1.
[Ladder Mode]

[List Mode]


### 6.3.11 Complement of 2 of BIN 16- and 32-bit data (sign reversal) (NEG(P),DNEG(P))


(D) : Head number of the devices where the data for which complement of 2 is performed is stored (BIN 16/32 bits)


## Function

## NEG

(1) Reverses the sign of the 16-bit device designated by (D) and stores at the device designated by (D).

Before execution (D)

$-21846$

Sign conversion


After execution (D)

(2) Used when reversing positive and negative signs.

## DNEG

(1) Reverses the sign of the 32-bit device designated by (D) and stores at the device designated by (D).

(2) Used when reversing positive and negative signs.

## O Operation Error

(1) There are no operation errors associated with the $\mathrm{NEG}(\mathrm{P})$ or $\operatorname{DNEG}(P)$ instruction.

## $\triangle$ Program Example

(1) The following program calculates a total for the data at D10 through D20 when XA goes ON, and seeks an absolute value if the result is negative.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 |  |  |  |
| 1 | $\begin{aligned} & \text { AND< } \\ & \text { OUT } \end{aligned}$ | D10 | D20 |
| 5 | LD | $\times 0 \mathrm{~A}$ |  |
| 6 | -P | D20 | D10 |
| 9 | AND | M3 |  |
| 10 12 | NEGP END | D10 |  |

### 6.3.12 Floating-point sign invertion (Single precision) (ENEG(P))



Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.

(D) : Head number of the devices where the 32-bit floating decimal point data whose sign is to be reversed is stored (real number)

| Setting Data | Internal Devices |  | R, ZR |  |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc * 1$ |  |  |

*1:Available only in multiple Universal model QCPU
Function
(1) Reverses the sign of the 32-bit floating decimal point type real number data designated by (D), and stores at the device designated by (D).
(2) Used when reversing positive and negative signs.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
(Error code: 4140)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\triangle$ Program Example

(1) The following program inverts the sign of the 32-bit floating decimal point type real number data at D100 and D101 when X20 goes ON, and stores result at D100 and D101.
[Ladder Mode]
[List Mode]


## [Operation]



### 6.3.13 Floating-point sign invertion (Double precision) (EDNEG(P))


(D) : Head number of the devices where the 64-bit floating decimal point data whose sign is to be reversed is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:.1: |  | U:..igá... | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## $\sqrt{3}$ Function

(1) Reverses the sign of the 64-bit floating decimal point type real number data designated by (D), and stores at the device designated by (D).
(2) Used when reversing positive and negative signs.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range: (Error code: 4140) $0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .


## Program Example

(1) The following program inverts the sign of the 64-bit floating decimal point type real number data at D100 to D103 when X20 goes ON, and stores result at D100 to D103.
[Ladder Mode]

[Operation]

$\mathrm{D} 3 \frac{\mathrm{D} 2}{\frac{\mathrm{D}}{-1.2345}} \xrightarrow{\mathrm{D} 0}$

### 6.3.14 Conversion from block BIN 16-bit data to BCD 4-digit data (BKBCD(P))


(S) : Head number of the devices where BIN data is stored (BIN 16 bits)
(D) : Head number of the devices where the converted BCD data will be stored (BCD 4 digits)
n : Number of variable data blocks (BIN 16 bits)


## Function

(1) Converts BIN data (0 to 9999) n points from device designated by © to BCD, and stores result following the device designated by (D).




(D) $+2 \quad$ BCD 1545 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(D) $+(\mathrm{n}-2) \mathrm{BCD} 4321001000001: 10010000010$


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The range of the device $n$ points from a device designated by (s), (D) or exceeds the relevant device.
(Error code: 4101)
- The data $n$ points from the device designated by © is outside the 0 to 9999 range.
(Error code: 4100)
- The (s) and (D) devices overlap.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program converts, when X20 is turned ON, the BIN data stored at D100 to D102 to BCD and stores the operation result into the area starting from D200.
[Ladder Mode]

[List Mode]

[Operation]


## 6．3．15 Conversion from block BCD 4－digit data to block BIN 16－bit data（BKBIN（P））


（S）：Head number of the devices where BCD data is stored（BCD 4 digits）
（D）：Head number of the devices where the converted BIN data will be stored（BIN 16 bits）
n ：Number of variable data blocks（BIN 16 bits）

| Setting <br> Data | Internal Devices |  | R，ZR | J． |  | U：IG： | Zn | Constants K，H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| （5） | － | $\bigcirc$ |  |  |  | － |  |  | － |
| （D） | － | $\bigcirc$ |  |  |  | － |  |  | － |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | － |

## Function

（1）Converts BCD data（0 to 9999）n points from device designated by（s）to BIN，and stores result following the device designated by（D）．

|  |  | ㅇㅇㅇㅇ <br> 80080000 <br> OOOO88080000 <br>  |
| :---: | :---: | :---: |
| （D） | BCD 1234 |  |
| （D）+1 | BCD 5678 |  |
| （D）+2 | BCD 1545 |  |
|  |  | － |
| （D）$+(\mathrm{n}-2)$ BCD 4321 |  | 0 1 0 0 0 1 1 0 0 1 0 000019 |
| （D）$+(n-1)$ | BCD 5555 |  |
|  |  | BIN conversion |
|  |  | NOMONNom のOOONにNサNO $\infty$ 小Nrinnromrontnr |
| （S） | BIN 1234 |  |
| （S）+1 | BIN 5678 | 000 1 1 10 0 0 1 1 |
| （S）+2 | BIN 1545 | 0000 1 10 0 0 0 0 |
|  |  | S |
| （S）$+(\mathrm{n}-2)$ | BIN 4321 |  |
| （S）$+(n-1)$ | BIN 5555 |  |

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The n-bit range from the (S), (D) or device exceeds the range of that device.
(Error code: 4101)
- The data n points at the © device is outside the 0 to 9999 range.
- The (s) and (D) devices overlap.
(Error code: 4101)


## $\square$ Program Example

(1) The following program converts, when X20 is turned ON, the BCD data stored at D100 to D102 to BIN and stores the operation result into the area starting from D200.
[Ladder Mode]

[List Mode]

[Operation]

|  | ㅇㅇㅇ <br> ㅇㅇㅇㅇㅇㅇㅇㅇㅇ <br>  |
| :---: | :---: |
| D100 BCD 8080 |  |
| D101 BCD 7654 |  |
| D102 BCD 9999 | 10 1 1 0 1 1 0 1 |
|  |  |
| D200 BIN 8080 |  |
| D201 BIN 7654 |  |
| D202 BIN 9999 |  |

### 6.3.16 Single precision to Double precision conversion (ECON(P))

Redundant
Universal

(S) : Conversion source data, or head number of the device where conversion source data is stored (Real number (single precision))
(D) : Head number of the device where the converted data is stored (Real number (double precision))

| Setting Data | Internal Devices |  | R, ZR |  |  | U | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## 3 Function

Converts 32-bit floating-point real number specified for © into 64-bit floating-point real number, and stores the conversion result to the device specified for (D).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-126} \leqq \mid$ value of specified device $\mid<2^{128}$
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$.
(Error code: 4140)


## $\triangle$ Program Example

(1) The program which converts 32 -bit floating-point real number of the devices, D10 to D11, into 64-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D3.
[Ladder Mode]


## [List Mode]



### 6.3.17 Double precision to Single precision conversion (EDCON(P))


(S) : Conversion source data, or head number of the device where conversion source data is stored (Real number (double precision))
(D) : Head number of the device where the converted data is stored (Real number (single precision))

| Setting Data | Internal Devices |  | R, ZR | 小算: |  | U:..iga | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  | - |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  | - |  | $\bigcirc$ | - | - |

## $\sqrt{2}$ Function

Converts 64-bit floating-point real number specified for © into 32-bit floating-point real number, and stores the conversion result to the device specified for (D).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device is not in the following range:
(Error code: 4140) $0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Conversion results in an overflow): $2^{128} \leqq \mid$ Conversion result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The program which converts 64-bit floating-point real number of the devices, D10 to D13, into 32 -bit floating-point real number when X0 turns ON , and outputs the conversion result to the devices, D0 to D1.
[Ladder Mode]

[List Mode]


### 6.4 Data Transfer Instructions

### 6.4.1 16-bit and 32-bit data transfers (MOV(P),DMOV(P))


(S): Data to be transferred or the number of the device where the data to be transferred is stored (BIN 16/32 bits)
(D): Number of the device where the data will be transferred (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J...al |  | U"..igat... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## T Function

## MOV

(1) Transfers the 16-bit data from the device designated by (S) to the device designated by (D).

Before transfer

(D)


After transfer

## DMOV

(1) Transfers 32-bit data at the device designated by © to the device designated by (D).
Before transfer
(S)

> (S)+1
(S)
(D) +1
Transfer
(D)
After transfer
(D)


## O Operation Error

(1) There are no operation errors associated with the MOV $(P)$ or $\operatorname{DMOV}(P)$ instruction.

## $\triangle$ Program Example

(1) The following program stores input data from XO to XB at D8.
[Ladder Mode]
[List Mode]

(2) The following program stores the constant K155 at D8 when X8 goes ON.
[Ladder Mode]
[List Mode]


(3) The following program stores the data from D0 and D1 at D7 and D8.
[Ladder Mode]
[List Mode]


(4) The following program stores the data from X0 to X1F at D0 and D1.
[Ladder Mode]

[List Mode]


### 6.4.2 Floating-point data transfer (Single precision) (EMOV(P))



(S) : Data to be transferred or number of the device to which the data to be transferred is stored (real number)
(D) : The number of the device to which the transferred data will be stored (real number)

| Setting <br> Data | Internal Devices |  | R, ZR | J..alin |  | U\%ili... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  | O | $\bigcirc{ }^{*}$ | $\bigcirc$ | - |
| ( ${ }^{\text {d }}$ | - | $\bigcirc$ |  | - |  | O | $\bigcirc * 1$ | - | - |

*1:Available only in multiple Universal model QCPU

## Function

Transfers 32-bit floating decimal point type real number data being stored at the device designated by (S) to a device designated by (D).


## Operation Error

(1) There are no operation errors associated with the EMOV(P) instruction.

## $\triangle$ Program Example

(1) The following program stores the real numbers at D10 and D11 at D0 and D1. [Ladder Mode]
[List Mode]


## [Operation]


$\qquad$
(2) The following program stores the real number -1.23 at D 10 and D 11 when X 8 is ON . [Ladder Mode] [List Mode]


| Instruction | Device |  |
| :--- | :--- | :--- | :--- |
| LD | X8 |  |
| EMOVP | E-1.23 | D10 |
| END |  |  |

[Operation]


### 6.4.3 Floating-point data transfer (Double precision) (EDMOV(P))


(s) : Data to be transferred or number of the device to which the data to be transferred is stored (real number)
(D) : The number of the device to which the transferred data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J..al |  | U..lag: | Zn | Constants <br> E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## 5 Function

Transfers 64-bit floating decimal point type real number data being stored at the device designated by © to a device designated by (D).


## O Operation Error

(1) There are no operation errors associated with the EDMOV(P) instruction.

## $\square$ Program Example

(1) The following program stores the 64-bit floating decimal point type real number at D10 to D13 at D0 to D3.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program stores the real number -1.23 at D 10 to D 13 when X 8 is ON . [Ladder Mode]
[List Mode]

[Operation]


### 6.4.4 Character string transfers (\$MOV(P))


(S) : Character string to be transferred (maximum string length: 32 characters) or head number of the devices where the character string to be transferred is stored (character string)
(D): Head number of the devices where the transferred character string will be stored (character string)

| Setting <br> Data | Internal Devices |  | R, ZR | J:3) |  | U...igi... | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| ( $)$ | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Transfers the character string data designated by (S) to the devices from the device designated by (D) and onward. The character string data enclosed in " (double quotes) or devices from the number specified by © to the device number storing " $00_{\mathrm{H}}$ " are transferred all at once.

(2) Processing will be performed without error even in cases where the range for the devices storing the character data to be transferred (s) to (s)+n) overlaps with the range of the devices which will store the character string data after it has been transferred ( (D) to (D) $+n$ ). The following occurs when the character string data that had been stored from D10 to D13 is transferred to D11 to D14:

(3) If the " $00_{\mathrm{H}}$ " code is being stored at lower bytes of © $\mathrm{S}+\mathrm{n}$, " $00_{\mathrm{H}}$ " will be stored at both the higher bytes and the lower bytes of (D) +n .


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There is no " OOH " code stored between the device number designated by © and the relevant device.
(Error code: 4101)
- The entire character string linked from the device number designated by (D) to the final device number of the relevant device cannot be stored.
(Error code: 4101)
- The character string of (s) exceeds 16383 characters.
(Error code: 4101)


## Program Example

(1) The character string data stored in D10 to D12 is transferred to D20 to D22 when X 0 goes ON .
[Ladder Mode]


## [List Mode]



## [Operation]



(2) When X is turned ON, the character string "ABCD" is transferred to D20 and D21. [Ladder Mode] [List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & \overline{D_{M O P}} \\ & \text { SMOVP } \\ & \text { END } \end{aligned}$ |  |

### 6.4.5 16-bit and 32-bit negation transfers (CML(P),DCML(P))


(S) : Data to be reversed or the number of the device where data to be reversed is stored (BIN $16 / 32$ bits)
(D) : Number of the device where the reversing result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | 小, |  | U:...igat | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## CML

(1) Inverts 16-bit data designated by © bit by bit, and transfers the result to the device designated by (D).


After execution
(D)


## DCML

(1) Inverts 32-bit data designated by © bit by bit, and transfers the result to the device designated by (D).
S) +1
(S)

Before execution
(s)

| b15-15 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 |

After execution
(D)


## O Operation Error

(1) There are no operation errors associated with the $\mathrm{CML}(\mathrm{P})$ or $\mathrm{DCML}(\mathrm{P})$ instruction.

## $\triangle$ Program Example

(1) The following program inverts the data from X 0 to X 7 , and transfers result to D 0 .
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program inverts the data at M16 to M23, and transfers the result to Y40 to Y47.
[Ladder Mode]

[List Mode]

[Operation]

$$
\text { If "Number of bits of }(S)<\text { Number of bits of (D)" }
$$


(3) The following program inverts the data at D0 when X 3 is ON , and stores the result at D16.
[Ladder Mode]

[List Mode]


## [Operation]


(4) The following program inverts the data at X0 to X1F, and transfers results to D0 and D1. [Ladder Mode]
[List Mode]

[Operation]

> If "Number of bits of (S)<Number of bits of (D)"

(5) The following program inverts the data at M16 to M35, and transfers it to Y40 to Y63. [Ladder Mode]

## [List Mode]



| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { DCMI } \\ & \text { END } \end{aligned}$ | $\begin{array}{ll}  \\ \hline \text { K5M402 } \\ \text { K5M16 } & \text { K6Y40 } \end{array}$ |

[Operation]

> If "Number of bits of (S) < Number of bits of (D)"


Y63------Y56-----Y48 Y47------Y40

(6) Inverts the data at D0 and D1 when X3 is ON, and stores the result at D16 and D17.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 4 | MLP |  | D16 |

[Operation]
b31-------b24-----b8b7-------b0


### 6.4.6 Block 16-bit data transfers (BMOV(P))


(S): Head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D) : Head number of the devices of transfer destination (BIN 16 bits)
n : Number of transfers (when using an intelligent function module device (U...j'j): 1 to 6144 (QnA only)) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.1. |  |  | Zn | Constants K, H |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  | - |  |  | - |
| ( $)$ | $\bigcirc$ |  |  |  |  |  | - |  |  | - |
| n | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  |  | - |

## Function

(1) Transfers in batch 16-bit data of $n$ points from the device designated by ©s to location $n$ points from the device designated by (D).

(2) Transfers can be accomplished even in cases where there is an overlap between the source and destination device.
In the case of transmission to the smaller device number, transmission is from © ; for transmission to the larger device number, transmission is from © $+(n-1)$.
However, as shown in the example below, when transferring data from $R$ to ZR , or from ZR to $R$, the range to be transferred (source) and the range of destination must not overlap. Transfer from $R$ to $R$, or from $Z R$ to $Z R$ can be performed without any problem.

- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- R transfer range ((specified head No. of R + file register block No. $\times 32768$ ) to (specified head No. of R + file register block No. $\times 32768+$ the number of transfers -1 ))


## Example

Transfer ranges of ZR and R overlap when transferring 10000 blocks of data from ZR30000 (source) to R10 (block No. 1 of the destination).

- ZR transfer range $\rightarrow(30000)$ to $(30000+10000-1) \rightarrow(30000)$ to (39999)
- R transfer range $\rightarrow(10+(1 \times 32768))$ to $(10+(1 \times 32768)+10000-1)$
$\rightarrow$ (32778) to (42777)
Therefore, the range 32778 to 39999 overlaps and the data is not correctly transferred.

(3) When () is a word device and (D) is a bit device, the object for the word device will be the number of bits designated by the bit device digit designation.
If K1Y30 has been designated by © , the lower four bits of the word device designated by © will become the object.

(4) If bit device has been designated for (S) and (D), then © $(\mathrm{S}$ and (D) should always have the same number of digits.
(5) When using a link direct device and an intelligent function module device for (s) and (®), only either of (S) or (D) can be used.
(6) Selection whether to check a device range

Whether to check a device range during execution of the BMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).
While SM237 is ON, whether (S) to © $+(n)-1$ and (D) to (D) $+(n)-1$ are within the device range or not are not checked.
For details of SM237, refer to Appendix 3 SPECIAL RELAY LIST.

## XPOINT

SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The device range of $n$ points from (S) or (D) exceeds the corresponding device range.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program outputs the lower 4 bits of data at D66 to D69 to Y30 to Y3F in 4-point units.
[Ladder Mode]

## [List Mode]



## [Operation]

Before execution (source of transfer)

| b15-- b4b3-- b0 |  |  |  | After execution (destination of transfer) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D66 | 1 | 11 | 01 | 1 | 1 | 0 | 1 | Y33 to Y30 |
| D67 | 0 | 00 | 00 | 0 | 0 | 0 | 0 | Y37 to Y34 |
| D68 | 1 | 00 | 11 | 0 | 0 | 1 | 1 | Y3B to Y38 |
| D69 | 0 | 11 | 01 | 1 | 1 | 0 | 1 | Y3F to Y3C |
| Ignored |  |  |  |  |  |  |  |  |

(2) The following program outputs the data at X20 to X2F to D100 to D103 in 4-point units. [Ladder Mode]
[List Mode]

[Operation]
Before execution $1.000001111011 \cdot 001010$


Filled with 0s.

### 6.4.7 Identical 16-bit data block transfers (FMOV(P))


(S) : Data to be transferred or the head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D) : Head number of the devices of transfer destination (BIN 16 bits)
n : Number of transfers (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J:.0: |  | U | Zn |  | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  |  | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ |  | - |

## Function

(1) Transfers 16-bit data at the device designated by © to $n$ points of devices starting from the one designated by (D).

(2) In cases where (S) designates a word device and (D) a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device.(s) If K1Y30 has been designated by (D), the lower 4 bits of the word device designated by © will become the object.
(S)

| D100b15-------- b4b3b2b1b0$\| 1!1!1$ |
| :---: |


(3) If bit device has been designated for (S) and (D), then (S) and (D) should always have the same number of digits.
(4) Selection whether to check a device range

Whether to check a device range during execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).
While SM237 is ON, whether (D) to (D) + (n) - 1 is within the device range or not is not checked.
For details of SM237, refer to Appendix 3 SPECIAL RELAY LIST.

## XPOINT

SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The device range of $n$ points from (D) or exceeds the corresponding device range.
(Error code: 4101)


## /Program Example

(1) The following program outputs the lower 4 bits of D0 when XA goes ON to Y10 to Y23 in 4-bit units.

## [Ladder Mode]



Operation]


Transfer
$\left\{\begin{array}{|l|l|l|l|}\hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 1 \\ \hline\end{array}\right.$
Y13 to Y10
Y17 to Y14
Y1B to Y18 5 points
Y1F to Y1C
Y23 to Y20
(2) The following program outputs the data at X20 through X23 to D100 through D103 when XA goes ON.
[Ladder Mode]
[List Mode]

[Operation]


Filled with 0s.
[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD |  |  |  |
| 1 | FMOVP | XOA |  |  |
| 1 | K1Y10 | K5 |  |  |
| 5 | END | DO |  |  |

### 6.4.8 Identical 32-bit data block transfers (DFMOV(P))


$Q_{n U(D)(H) C P U: ~ T h e ~ s e r i a l ~ n u m b e r ~(f i r s t ~ f i v e ~ d i g i t s) ~ i s ~ " 10102 " ~ o r ~ l a t e r . ~}^{\text {( }}$ QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S) : Data to be transferred or head number of the devices where the data to be transferred are stored (BIN 32 bits)
(D) : Head number of the devices of transfer destination (BIN 32 bits)
n : Number of transfers (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U": | Zn |  | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - |  | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ |  | - |

## Function

(1) This instruction transfers 32-bit data of the device specified by © to the n-point devices starting from the device specified by (D).
(S) +1 ,
(S)

(D) +1,
(D) +3,
(D) +5 ,
(D)
(D) +2
(D) +4
(D) $+n-2$

| b3 |  |
| :---: | :---: |
|  | 1234567 ${ }_{\text {H }}$ |
|  | 1234567 ${ }_{\text {H }}$ |
|  | 1234567H |
|  |  |
| 2 | 1234567H |

(2) If ©s specifies data of a device with digit specification, the amount of data to be transferred will be the amount of the data specified digit.
If K5Y0 is specified by © , the lower 20 bits (five digits) of the word device specified by © will be the object.

(3) If (D) specifies data of a device with digit specification, the amount of data stored in the device specified by (D) will be transferred.
If K5Y0 is specified by © , the lower 20 bits of the word device specified by © will be the object.
If both (s) and (D) specify data of a device with digit specification, the amount of data specified by (D) will be transferred regardless of the number of digits.

(4) If the value specified by n is 0 , the instruction will be not processed.
(5) Whether to check a device range during the execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237). (Only when the conditions of the subset processing are established)

## OOperation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The value specified by n is negative.
(Error code: 4100)
- The range of n-point devices, to be transferred, exceeds the range of devices specified by (D).
(Error code: 4101)


## $\square$ Program Example

(1) The following program stores the value data stored at Y 0 to Y 13 (20 bits) into D 10 to D17, when M0 is turned on,
[Ladder Mode]

[Operation]



### 6.4.9 16-bit and 32-bit data exchanges ( $\mathrm{XCH}(\mathrm{P}), \mathrm{DXCH}(\mathrm{P})$ )


(①), (12) : Head number of the devices where the data to be exchanged is stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J...1) |  | U...iga | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (11) | $\bigcirc$ |  |  |  |  |  |  | - |  |
| (22) | $\bigcirc$ |  |  |  |  |  |  | - |  |

## Function

## XCH

(1) Conducts 16-bit data exchange between (11) and (12).


## DXCH

(1) Conducts 32 -bit data exchange between (1) +1 , (11) and (12) +1 , (ㄷ2).


| (12) |  | (12) |
| :---: | :---: | :---: |
| b31-----b16b15--.---b0 |  |  |
| 00000 | 11111111111 | 1!1111 |




## O Operation Error

(1) There are no errors associated with the $\mathrm{XCH}(\mathrm{P})$ and $\mathrm{DXCH}(\mathrm{P})$ instruction.

## Program Example

(1) The following program exchanges the present value of T0 with the contents of D0 when X8 goes ON.
[Ladder Mode]
[List Mode]

(2) The following program exchanges the contents of D0 with the data from M16 to M31 when X10 goes ON.
[Ladder Mode]
[List Mode]


| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | X10 |  |  |
| 1 | XCHP | D0 | K4M16 |  |
| 4 | END |  |  |  |
|  |  |  |  |  |

(3) The following program exchanges the contents of D0 and D1 with the data at M16 to M47 when X10 goes ON.
[Ladder Mode]
[List Mode]


(4) The following program exchanges the contents of D0 and D1 with those of D9 and D10 when M0 goes ON.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |
| :---: | :--- | :--- |
|  |  | Device |
| 0 | LD | MO |
| 1 | DXCHP | DO |
| 4 | END | D9 |
|  |  |  |

### 6.4.10 Block 16-bit data exchanges $(\mathrm{BXCH}(\mathrm{P}))$


(D1), (D2) : Head number of the devices where the data to be exchanged is stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of exchanges (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | 」: |  | U:.'idg:'.: | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (11) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| (12) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  | - |

## Function

(1) Exchanges 16-bit data of $n$ points from device designated by (01) and 16-bit data of $n$ points from device designated by (12).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range of the device of $n$ points from a device designated by (01), (ㅁ) or exceeds the relevant device.
(Error code: 4101)
- The (ㅁ) and (12) devices overlap.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program exchanges 16-bit data for 3 points from D200 for 16-bit data for 3 points from R0 when X1C goes ON.
[Ladder Mode]
[List Mode]

[Operation]


### 6.4.11 Upper and lower byte exchanges (SWAP(P))


(D) : Head number of the devices where the data is stored (BIN 16 bits)

| Setting Data | Inter | vices | R, ZR | J..al |  | U...iga | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - |  |

## $\sqrt{2}$ Function

(1) Exchanges the higher and lower 8 bits of the device designated by (D).


## O Operation Error

(1) There are no operation errors associated with the $\operatorname{SWAP}(P)$ instruction.

## $\triangle$ Program Example

(1) The following program exchanges the higher 8 bits and lower 8 bits of R10 when X 10 goes ON.
[Ladder Mode]
[SWAPP R10
[Operation]


### 6.5 Program Branch Instructions

### 6.5.1 Pointer branch instructions (CJ,SCJ,JMP)


$P^{* *}$ : Pointer number of jump destination (Device name)


## Function

## CJ

(1) Executes the program specified by the pointer number within the same program file, when the execution command is ON .
(2) When the execution command is OFF, the program at the next step is executed.


## SCJ

(1) Executes the program specified by the pointer number within the same program file starting with the scan immediately after OFF $\rightarrow$ ON of the execution command.
(2) When the execution command is OFF or turned ON $\rightarrow$ OFF, the program at the next step is executed.


## JMP

(1) Unconditionally executes program of designated pointer number within the same program file.

## XPOINT

Note the following points when using the jump instruction.

1. After the timer coil has gone ON, accurate measurements cannot be made if there is an attempt to jump the timer of a coil that has been turned ON using the CJ, SCJ or JMP instructions.
2. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the OUT instruction.
3. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the rear.
4. The CJ, SCJ, and JMP instructions can be used to jump to a step prior to the step currently being executed. However, it is necessary to consider methods to get out of the loop so that the watchdog timer does not time out in the process.

5. The device to which a jump has been made with the CJ, SCJ or JMP does not change.

6. The label ( $\mathrm{P}^{*}$ ) occupies step 1.

7. The jump instructions can be used only for pointer numbers within the same program file.
8. If a jump is made to a pointer number inside the skip range during a skip operation, program execution will be taken up following the pointer number of the jump destination.

## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The pointer number designated does not come prior to the END instruction.
(Error code: 4210)
- A pointer number which is not in use as a label in the same program has been designated.
(Error code: 4210)
- A common pointer has been designated.
(Error code: 4210)


## $\triangle$ Program Example

(1) The following program jumps to P3 when X9 goes ON.
[Ladder Mode]
[List Mode]


(2) The following program jumps to P3 from the next scan after XC goes ON.
[Ladder Mode]

## [List Mode]



## Caution

(1) When using the Universal model QCPU with the SCJ instruction, inserting "AND SM400" (or the NOP instruction) in immediately before the SCJ instruction is required.
[Program example1]
[Ladder Mode]

[Program example2]
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | м0 |
| 1 | AND | SM400 |
| 2 | SCJ | P0 |

[List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | M0 |  |
| 1 | OUT | Y0 |  |
| 2 | AND | SM400 |  |
| 3 | SCJ | P0 |  |
|  |  |  |  |
|  |  |  |  |

### 6.5.2 Jump to END (GOEND)

GOEND


| Setting Data | Internal Devices |  | R, ZR | J: |  | U:..ilat... | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |

## Function

(1) Jumps to the FEND or END instruction in the same program file.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The GOEND instruction has been executed after the execution of the CALL, ECALL instruction, and prior to the execution of the RET instruction.
(Error code: 4211)
- The GOEND instruction has been executed after the execution of the FOR instruction, and prior to the execution of the NEXT instruction.
(Error code: 4200)
- The GOEND instruction has been executed during an interrupt program but prior to the execution of the IRET instruction.
(Error code: 4221)
- The GOEND instruction was executed between the CHKCIR and CHKEND instruction block.
(Error code: 4230)
- The GOEND instruction was executed between the IX and IXEND instruction block.
(Error code: 4231)


## $\triangle$ Program Example

(1) The following program jumps to the END instruction if D0 holds a negative number.
[Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :--- | :---: |
| 0 | LDく | KO |
| 3 | GOEND |  |
| 4 | END |  |

### 6.6 Program Execution Control Instructions

### 6.6.1 Interrupt disable/enable instructions, interrupt program mask (DI,EI,IMASK)

1 When the Basic model QCPU is used

(5) : Interrupt mask data or head number of the devices where the interrupt mask data is stored (BIN 16 bits)


## Function

## DI

(1) Disables the execution of an interrupt program until the El instruction has been executed, even if a start cause for the interrupt program occurs.
(2) A DI state is entered when power is turned ON or when the CPU module is reset.

EI
The El instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number certified by the IMASK instruction can be executed. When the IMASK instruction is not executed, I32 to 147 are disabled.


Even if a cause of interrupt occurs during
the execution of the sequence program between the DI and El instructions, execution of the interrupt program is suspended until the processing of the sequence program is completed.

## IMASK

(1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 8 points from the device designated by (s).

- 1(ON)...... Interrupt program execution enabled
- 0(OFF).... Interrupt program execution disabled
(2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

(3) When the power is turned ON or when the CPU module has been reset, the execution of interrupt programs 10 to 131 , 148 to 1127 is enabled, and the execution of interrupt programs I32 to 147 is disabled.
(4) The statuses of devices (s), (S) +1 , (s) +2 , and (s) +3 to (s) +7 are stored in SD715 to SD717 and SD781 to SD785 (storage area for the IMASK instruction mask pattern).
(5) Although the special registers are separated as SD715 to SD717 and SD781 to SD785, device numbers should be designated as (s) to (s) +7 successively.


## XPOINT

1. An interrupt pointer occupies 1 step.

2. For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual(Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall(Function Explanation, Program Fundamentals)
3. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the El instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
4. If there are the El and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.

## O Operation Error

(1) There are no operation errors associated with the DI, El or IMASK instruction.

## $\triangle$ Program Example

(1) The following program is designed to enable the execution of only the interrupt programs having the interrupt pointer numbers I 1 and I 3 while X 0 is ON .
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 0$ |  |
| 1 | CJ | P10 |  |
| 4 | P10 |  |  |
| 5 | LD | X1 |  |
| 6 | CJ | P20 |  |
| 8 | LD | $\times 0$ |  |
| 9 | MOVP | H0A | D10 |
| 11 | FMOVP | K0 | D11 |
| 15 | IMASK | D10 |  |
| 17 | El |  |  |
| 18 | P20 |  |  |
| 19 | LD | MO |  |
| 20 | OUT | Y20 |  |
| 21 | FEND |  |  |
| 22 | 11 |  |  |
| 23 | LD | M10 |  |
| 24 | MOVP | K10 | D100 |
| 26 | IRET |  |  |
| 27 28 | 13 $+D$ |  |  |
| 29 | $+\mathrm{P}$ | D100 | D200 |
| 32 | IRET |  |  |
| 33 | END |  |  |

When the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU is used

(S) : Head number of the devices where the interrupt mask data is stored (BIN 16 bits)


## Function

## DI

(1) Disables the execution of an interrupt program until the El instruction has been executed, even if a start cause for the interrupt program occurs.
(2) A DI state is entered when power is turned ON or when the CPU module is reset.

## El

The El instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number enabled by the IMASK instruction and the fixed cycle execution type program can be executed.
When the IMASK instruction is not executed, I32 to I47 are disabled.


Even if a cause of interrupt occurs during
the execution of the sequence program between the DI and El instructions, execution of the interrupt program is suspended until the processing of the sequence program is completed.

## IMASK

(1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 16 points from the device designated by (s).

- 1(ON)...... Interrupt program execution enabled
- O(OFF).... Interrupt program execution disabled
(2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

(3) When the power is turned ON or when the CPU module has been reset, the execution of interrupt programs 10 to $131, I 48$ to $I 255$ is enabled, and the execution of interrupt programs 132 to 147 is disabled.
(4) The status of devices (s), (s) +1 , (s) +2 , and (s) +3 to (s) +15 are stored in SD715 to SD717 and SD781 to SD793 (storage area for the IMASK instruction mask pattern).
(5) Although the special registers are separated as SD715 to SD717 and SD781 to SD793, device numbers should be designated as (s) to (s) +15 successively.


## XPOINT

1. An interrupt pointer occupies 1 step.


- For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual(Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall(Function Explanation, Program Fundamentals)

2. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the El instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
3. If there are the El and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (S) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program creates an execution enabled state for the interrupt program marked by the interrupt pointer number when XO is ON .

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 0$ |  |
| 3 | CJ | P10 |  |
| 4 | ${ }_{P 10}$ |  |  |
| 5 | LD | X1 |  |
| 6 | CJ | P20 |  |
| 8 | LD | X0 |  |
| 9 | MOVP | H0A | D10 |
| 11 | FMOVP | K0 | D11 |
| 15 | IMASK | D10 |  |
| 17 | El |  |  |
| 18 | P20 |  |  |
| 19 | LD | MO |  |
| 20 | OUT | Y20 |  |
| 21 | FEND |  |  |
| 22 | 11 |  |  |
| 23 | LD | M10 |  |
| 24 | MOVP | K10 | D100 |
| 26 | IRET |  |  |
| 27 | 13 |  |  |
| 28 29 | + | M11 | D200 |
| 32 | IRET |  |  |
| 33 | END |  |  |

### 6.6.2 Recovery from interrupt programs (IRET)



| SettingData | Internal Devices |  | R, ZR | J.alin |  | U19\% | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

(1) Indicates the completion of interrupt program processing.
(2) Returns to sequence program processing following the execution of the IRET instruction.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There is no pointer corresponding to the interrupt number.
(Error code: 4220)
- The IRET instruction was executed before the interrupt program is executed.
(Error code: 4223)
- The END, FEND, GOEND, or STOP instruction has been executed after the generation of an interrupt and prior to the execution of the IRET instruction.
(Error code: 4221)
- The IRET instruction was executed during the fixed scan execution type program. (For the Universal model QCPU only)
(Error code: 4223)


## $\triangle$ Program Example

(1) The following program adds 1 to D 0 if MO is ON when the number 3 interrupt is generated. [Ladder Mode]
[List Mode]


### 6.7 I/O Refresh Instructions

### 6.7.1 I/O refresh (RFS(P))


(S): Head number of the devices to be refreshed (bits)
n : Number of refreshes (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J:..al |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | (Only X, Y) |  | - |  |  |  |  |  | - |
| n | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |

## $\mathcal{Y}$ Function

(1) 1. Refreshes only the device being scanned during a scan, and functions to fetch input from external sources or to output data to an output module.
(2) Fetching of input from or sending output to an external source is conducted in batch only after the execution of the END instruction, so it is not possible to output a pulse signal to an outside source during the execution of a scan.
When the I/O refresh instruction is executed, the inputs $(X)$ or outputs $(Y)$ of the corresponding device numbers are refreshed forcibly midway through program execution. Therefore, a pulse signal can be output to an external source during a scan.
(3) Use direct access inputs (DX) or direct access outputs (DY) to refresh inputs (X) or outputs $(Y)$ in 1-point units.
[Program based on the RFS instruction]

[Program based on direct access input and direct access output]


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range n points from the device designated by © exceeds the proximate $\mathrm{I} / \mathrm{O}$ range.
(Error code: 4101)


## $\boxed{L}$ Program Example

(1) The following program refreshes X100 to X11F and Y200 to Y23F when M0 goes ON.
[Ladder Mode]

[List Mode]


### 6.8 Other Convenient Instructions

### 6.8.1 Counter 1-phase input up or down (UDCNT1)

## UDCNT1


(5) : (s) +0 : Input number for count input (bits)
(s) +1 : For setting count up/down (bits)
-OFF: Count up (add numbers when counting) $\cdot$ ON: Count down (subtract numbers when counting)
(D) : Number of the counter to be enabled to start counting with the UDCNT1 instruction (Device name)
n : Value to set (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...alint |  | U:AGG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc(\text { Only X })^{*} 1$ | - | - |  |  | - |  |  | - |
| (D) | - | $\bigcirc{ }^{* 1}$ (Only C ) | - |  |  | - |  |  | - |
| n | $\triangle$ *2 | $\triangle$ *2 | $\triangle$ *2 |  |  | $\bigcirc$ |  |  | - |

*1: Only the $X$ device can be used for (S). However, the $X$ device can be used only in the range of number of $I / O$ points
(the number of accessible points to actual I/O modules).
present value becomes identical with the setting value designated by $n$. However, the present value count will continue even when the contact of the counter designated at (D) goes ON. (See Program Example (1))

- When the count is going down, the counter for the contact designated at (D) goes OFF when the present value reaches the set value - 1. (See Program Example (1))
- The counter designated at (D) is a ring counter. If it is counting up when the present value is 32767 , the present value will become -32768 . Further, if it is counting down when the present value is -32768 , the present value will become 32767 . The count processing performed on the present value is as shown below:


When counting down
(4) The UDCNT1 instruction triggers counting when the execution command is turned $\mathrm{OFF} \rightarrow \mathrm{ON}$ and suspends counting when the execution command is turned $\mathrm{ON} \rightarrow \mathrm{OFF}$. When the execution command is turned OFF $\rightarrow$ ON again, the counting resumes from the suspended value.
(5) The RST instruction clears the present value of the counter designated at (D) and turns the contact OFF.
®POINT

1. With the UDCNT1 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, | 1 ms |
| Universal model QCPU |  |

2. The set value cannot be changed during counting directed by the UDCNT1 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
3. Counters which have been designated by the UDCNT1 instruction cannot be used by other instructions. If they are used by other instructions, they will not be capable of returning an accurate count.
4. The UDCNT1 instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent UDCNT1 instructions are not processed.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by © exceeds the range of the corresponding device.
(Error code: 4101)


## $\triangle$ Program Example

(1) This program uses C0 (Up/Down counter) to count the number of times X0 goes from OFF to ON after X20 has gone ON.
[Ladder Mode]


## [List Mode]


[Operation]


### 6.8.2 Counter 2-phase input up or down (UDCNT2)


(S) : (S) +0 : Input number for count input (A phase pulse) (bits)
(S) +1 : Input number for count input (B phase pulse) (bits)
(D) : Number of the counter to be enabled to start counting with the UDCNT2 instruction (Device name)
n : Value to set (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..n: |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc(\text { Only X })^{*}$ + | - | - |  |  | - |  |  | - |
| (D) | - | $\bigcirc$ *1(Only C ) | - |  |  | - |  |  | - |
| n | $\triangle$ *2 | $\triangle$ *2 | $\triangle * 2$ |  |  | $\bigcirc$ |  |  | - |

*1: Only the $X$ device can be used for (S). However, the $X$ device can be used only in the range of number of $I / O$ points
(the number of accessible points to actual I/O modules).
*2: Local devices and the file registers set for individual programs cannot be used.

## $\widehat{Y}$ Function

(1) The present value of the counter designated by (D) is updated depending on the status of the input designated by (S) (A phase pulse) and the status of the input designated by © $\mathrm{C}+1$ (B phase pulse).
(2) Direction of the count is determined in the following manner:

- When © (s) is ON, if © +1 goes from OFF to ON, count up operation is performed (values are added to the present value of the counter).
- When (S) is ON, if (S)+1 goes from ON to OFF, count down operation is performed (values are subtracted from the present value of the counter).
- No count operation is performed if (S) is OFF.
(3) Count processing is conducted as described below:
- When the count is going up, the counter contact designated at (D) goes ON when the present value becomes identical with the setting value designated by n. However, the present value count will continue even when the contact of the counter designated at (D) goes ON. (See Program Example (1))
- When the count is going down, the counter for the contact designated at (D) goes OFF when the present value reaches the set value -1. (See Program Example (1))
- The counter designated at (D) is a ring counter. If it is counting up when the present value is 32767 , the present value will become -32768 . Further, if it is counting down when the present value is -32768 , the present value will become 32767 . The count processing performed on the present value is as shown below:

(4) Count processing conducted according to the UDCNT2 instruction begins when the count command goes from OFF to ON, and is suspended when it goes from ON to OFF. When the execution command is turned OFF to ON again, the counting resumes from the suspended value.
(5) The RST instruction clears the present value of the counter designated at (D) and turns the contact OFF.


## XPOINT

1. With the UDCNT2 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, <br> Universal model QCPU | 1 ms |

2. The set value cannot be changed during counting directed by the UDCNT2 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
3. Counters designated by the UDCNT2 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
4. The UDCNT2 instruction can be used as many as 5 times within all the programs being executed. The sixth and the subsequent UDCNT2 instructions are not processed.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (s) exceeds the range of the corresponding device.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program performs a count operation as instructed by CO (count up or down) on the status of X0 and X1 after X20 has gone ON.
[Ladder Mode]
[List Mode]

[Operation]


### 6.8.3 Teaching timer (TTMR)

TTMR


TTMR
(D) : (D) +0 : The device where measurement value is stored (BIN 16 bit)
(D) +1 : For CPU module system use (BIN 16 bit)
n : Measurement value multiplier (BIN 16 bits)

| Setting Data | Internal Devices |  | R, zR | J! |  | U...ic:..: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

(1) Measures the time while the execution command is ON in units of seconds, and stores the multiplied value of the measured time by the multiplier specified by n at the device designated by © .
(2) Clears the device designated by (©) +0 or © +1 when the execution command is turned $\mathrm{OFF} \rightarrow \mathrm{ON}$.
(3) The multipliers that can be designated by n are as shown below:

| n | Multiplier |
| :---: | :---: |
| 0 | 1 |
| 1 | 10 |
| 2 | 100 |

## XPOINT

1. Time measurements are conducted when the TTMR instruction is executed. Using the JMP or similar instruction to jump the TTMR instruction will make it impossible to get an accurate measurement.
2. Do not change the multiplier designated by n while the TTMR instruction is being executed. Changing this multiplier will result in an inaccurate value being returned.
3. The TTMR instruction can also be used in low speed execution type programs.
4. The device designated by $(\mathbb{D}+1$ is used by the system of the CPU module, so users should not change its value. If users do change this value, the value stored in the device designated by (D) will no longer be accurate.
(4) No processing is performed when the value specified by " $n$ " is other than 0 to 2 .

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)
$\triangle$ Program Example
(1) The following program stores the amount of time that XO is ON at DO .
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { TTMR } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \text { XO } \\ & \text { DO } \end{aligned}$ | K0 |

### 6.8.4 Special function timer (STMR)


(S) : Timer number (word)
n : Value to set (BIN 16 bits).
(D) : (D) +0 : Off delay timer output (bits)
(D) +1 : One shot timer output after OFF (bits)
(D) +2 : One shot timer output after ON (bits)
(D) +3 : ON delay and Off delay timer output (bits)


## $\sqrt{3}$ Function

(1) The STMR instruction uses the 4 points from the device designated by (D) to perform four types of timer output.

- OFF delay timer output (D) +0 )

Goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge of the command, goes OFF when the amount of time designated by n has passed.

- One shot timer output after OFF (D+1)

Goes ON at the trailing edge of the command for the STMR instruction, and goes OFF when the amount of time designated by n has passed.

- One shot timer output after ON (D+2)

Goes ON at the leading edge of the command for the STMR instruction, and goes OFF either when the amount of time designated by $n$ has passed, or when the command for the STMR instruction goes OFF.

- ON delay timer output (D)+3)

Goes ON at the trailing edge of the timer coil, and after the trailing edge of the command for the STMR instruction, goes OFF when the amount of time designated by n has passed.
(2) The timer coil designated by (s) turns ON at the leading edge and trailing edge of the command for the STMR instruction, and starts measurement of the present value.

- The timer coil measures to the point where the value reaches the set value designated by n , then enters a time up state and goes OFF.
- If the command for the STMR instruction goes OFF before the timer coil reaches the time up state, it will remain ON. Timer measurement is continued at this time. When the STRM instruction command goes ON once again, the present value will be cleared to 0 and measurement will begin once again.
(3) The timer contact goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge is reached, the timer coil goes OFF at the trailing edge of the STMR instruction command.
The timer contact is used by the CPU module system, and cannot be used by the user.

(4) Measurement of the present value of the timer specified by the STMR instruction is executed regardless of the command ON/OFF status of the STMR instruction.
If the STMR instruction is jumped with the JMP or similar instruction, it will not be possible to get accurate measurement.
(5) Measurement unit for the timer designated by (D) is identical to the low speed timer.
(6) A value between 0 to 32767 can be set for $n$.

No operation if n is other than 0 to 32767.
(7) The timer designated by © cannot be used by the OUT instruction.

If the STMR instruction and the OUT instruction use the same timer number, accurate operation will not be conducted.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program turns Y 0 and Y 1 ON and OFF once each second (flicker) when X 20 is ON .
(Uses 100 ms timer)
[Ladder Mode]
[List Mode]

[Timing Chart]


### 6.8.5 Rotary table shortest direction control (ROTC)


(S) : © +0 : Measures the number of table rotations (for system use) (BIN 16 bits)
(S) +1 : Call station number (BIN 16 bits)
(S) +2 : Call item number (BIN 16 bits)
n 1 : Number of divisions of table (2 to 32767) (BIN 16 bits)
n 2 : Number of low-speed sections (value from 0 to less than n 1 ) (BIN 16 bits)
(D): (D) +0 : A phase input signal (bits)
(D) $+1: B$ phase input signal (bits)
(D) $+2: 0$ point detection input signal (bits)
(D) +3 : High speed forward rotation output signal (for system use) (bits)
(D) +4 : Low speed forward rotation output signal (for system use) (bits)
(D) +5 : Stop output signal (for system use) (bits)
(D) +6 : Low speed reverse rotation output signal (for system use) (bits)
(D) +7 : High speed reverse rotation output signal (for system use) (bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J.al: |  | U"icial | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  |  |  | - |  |  | - |
| n1 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ | - |  | - |  |  |  |  | - |

## Function

(1) This control functions to enable shortest direction control of the rotary table to the position of the station number designated by (s)+1 in order to remove or deposit an item whose number has been designated by (s)+2 on a rotary table with equal divisions of the value designated by n 1 .
(2) The item number and station number are controlled as items allocated by counterclockwise rotation.
(3) The system uses (S) +0 as a counter to instruct it as to what item is at which number counting from station number 0 . Do not rewrite the sequence program data.
Accurate controls will not be possible in cases where users have rewritten the data.
(4) The value of n 2 should be less than the number of table divisions specified by n 1 .
(5) (D) +0 and (D) +1 are $A$ and $B$ phase input signals that are used to detect whether the direction of the rotary table rotation is forward or reverse.
The direction of rotation is judged by whether the $B$ phase pulse is at its leading or trailing edge when the A phase pulse is ON:

- When the B phase is at the leading edge: Forward rotation (clockwise rotation)
- When the B phase is at the trailing edge: Reverse rotation (counterclockwise rotation)
(6) (D) +2 is the 0 point detection output signal that goes $O N$ when item number 0 has arrived at the No. 0 station.
When the device designated by (D) +2 goes ON while the ROTC instruction is being executed, (S)+0 is cleared.
It is best to perform this clear operation first, then to begin shortest direction control with the ROTC instruction.
(7) The data from (D) +3 to (D) +7 consists of output signals needed to control the table's operation.
The output signal of one of the devices from (D) +3 to (D) +7 will go ON in response to the execution results of the ROTC instruction.
(8) If the command for the ROTC instruction is OFF, clears all (D) +3 to $(D)+7$ without performing shortest direction control.
(9) The ROTC instruction can be used only one time in all programs where it is executed. Attempts to use it more than one time will result in inaccurate operations.
(10) No processing is performed when the value of (S) +0 to (S +2 , or the value of $n 2$ is greater than n 1 .


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (S) or (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program deposits the item at section D2 on a 10-division rotary table at the station at section D1, and the two sections ahead and behind this determine the rotation direction and control speed of the motor when the table is being rotated at low speed. [Ladder Mode]
[List Mode]


| Instruction | Device |  |
| :---: | :---: | :---: |
| LD | $\times 0$ |  |
| OUT | MO |  |
| LD | $\times 1$ |  |
| OUT | M1 |  |
| LD | X2 |  |
| OUT | M2 |  |
| LD | $\times 10$ |  |
| ROTC | D0 K10 | K2 |



### 6.8.6 Ramp signal (RAMP)


n 1 : Initial value (BIN 16 bits)
n 2 : Final value (BIN 16 bits)
(D1) : (D1) +0 : Present value (BIN 16 bits)
(D1) +1 : Number of executions (BIN 16 bits)
n3 : Number of shifts (BIN 16 bits)
(12) : (D2) +0 : Completion device (bits)
(D2) +1 : Bit for selecting data retaining at completion (bit)


## Function

(1) When the execution command is ON, the following processing is executed.

- Shifts from the value specified by n 1 to the value specified by n 2 in the number of times specified by n3.
- For n3, designate the number of scans (number of shifts) required for shift from n1 to n2. No operation if other than $0<n 3<32768$.
- The system uses (11)+1 to store the number of times the instruction has been executed.
- The value of one variation (one scan) is obtained by the expression below:

$$
\text { Value of one variation (one scan })=\frac{(\text { Value specified by } n 2)-(\text { Value specified by } n 1)}{(\text { Value specified by } n 3)}
$$

Example 0 is varied to 350 in seven scans as shown below.


When the calculated one variation is indivisible, compensation is made to achieve the value specified in n 2 by the number of shifts specified in n3.
Hence, a linear ramp may not be made.
(2) If the scan is performed for the number of moves specified by $n 3$, the complete device specified by (12) +0 is turned ON.
The ON/OFF status of the completion device and the contents of (01) +0 are determined by the ON/OFF status of the device designated by (12)+1.

- When (ㅁ) +1 is OFF, +0 will go OFF at the next scan, and the RAMP instruction will begin a new move operation from the value currently at (12) +0 .
- When (12) +1 is ON, ([2) +0 will remain ON, and the contents of (01) +0 will not change.
(3) When the command is turned OFF during the execution of this instruction, the contents of (11) +0 will not change following this.

When the command goes ON again, the RAMP instruction will begin a new move from the present value at +0 .
(4) Do not change the specified values in n 1 and n 2 before the completion device specified in (2) +0 turns ON.

Since the same expression is used every scan to calculate the value stored in (01) +1 , changing $\mathrm{n} 1 / \mathrm{n} 2$ may cause a sudden variation.

## 0 Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (01) or (12) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## Caution

(1) When the digit specification of bit device is made to (D1), the digit specification of bit device can only be used when the following condition is met.

- Specification of digits: K8


## $\square$ Program Example

(1) The following program changes the contents of DO from 10 to 100 in a total of 6 scans, and saves the contents of DO when the move has been completed.

## [Ladder Mode]


[List Mode]

[Timing Chart]


MO
OFF
$\qquad$

### 6.8.7 Pulse density measurement (SPD)



SPD

(S) : Pulse input (bits)
n : Measurement time (unit: ms) (BIN 16 bits)
(D) : Head number of the devices where the measurement result will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U:..igan | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | O(Only X) | - |  |  |  | - |  |  | - |
| n | $\triangle * 1$ | $\triangle * 1$ |  |  |  | $\bigcirc$ |  |  | - |
| (D) | - | $\triangle * 1$ |  |  |  | - |  |  | - |

## Function

(1) The number of turning OFF $\rightarrow$ ON input of the device specified by © is counted for just the amount of time specified by $n$, and the count results are stored in the device specified by (D).

(2) When measurement directed by the SPD instruction has been completed, measurement is done again from 0 .
Turn OFF the execution command to stop the measurement directed by the SPD instruction.

## XPOINT

1. With the SPD instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, | 1 ms |
| Universal model QCPU |  |

2.     - When the High Performance model QCPU or Process CPU is used: The instruction is not processed when $n=0$.
3. The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed.
4. While the measurement is in execution (while the command input is ON) by the SPD instruction, the setting value cannot be changed. Turn OFF the command input before changing the setting value.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (s) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program measures the pulses input to $\mathrm{X0}$ for a period of 500 ms when X 10 goes ON, and stores the result at DO.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { SPD } \\ & \text { FND } \end{aligned}$ | $\begin{aligned} & x 10 \\ & x 0 \end{aligned}$ | K500 | D0 |

### 6.8.8 Fixed cycle pulse output (PLSY)

PLSY

$\square$
n 1 : Frequency or the number of the device where frequency is stored (BIN 16 bits)
n 2 : Outputs count or the number of the device where the outputs count is stored (BIN 16 bits)
(D) : Number of the device to which pulses are output (bits)

| Setting Data | Internal Devices |  | R, ZR | J..1) |  | U:IG:... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |
| n2 | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |
| (D) | $\triangle * 1$ |  | - |  |  |  |  |  | - |

## Function

(1) Outputs a pulse at a frequency designated by n 1 the number of times designated by n 2 , to the output module with the output signal $(\mathrm{Y})$ designated by (D).
(2) Frequencies between 1 to 100 Hz can be designated by n 1 .

If $n 1$ is other than 1 to 100 Hz , the PLSY instruction will not be executed.
(3) The number of outputs that can be designated by n 2 is between 1 to $65535\left(0000_{\mathrm{H}}\right.$ to FFFF $_{\mathrm{H}}$ ).

If $n 2$ is set to " 0 ", pulses are continuously output.
(4) Only an output number corresponding to the output module can be designated for pulse output at (D).
(5) Pulse output commences with the command leading edge of the PLSY instruction.

Pulse output is suspended when the PLSY instruction command goes OFF.

## 区POINT

1. With the PLSY instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be output must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, |  |
| Universal model QCPU | 1 ms |

2. Do not change the argument for the PLSY instruction during pulse output directed by the PLSY instruction (while the execution command is ON). To change the argument, turn OFF the execution command.
3. The PLSY instruction can be used only once in all programs executed by the CPU module. The second and the subsequent PLSY instructions are not processed.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program outputs a 10 Hz pulse 5 times to Y 20 when X 0 is ON .
[Ladder Mode]
[List Mode]


### 6.8.9 Pulse width modulation (PWM)


n 1 : ON time or the number of the device where the ON time is stored (BIN 16 bits)
n 2 : Frequency or the number of the device where the frequency is stored (BIN 16 bits)
(D) : Number of the device to which pulses are output (bits)

| Setting Data | Internal Devices |  | R, ZR | J..al |  | U:IG:... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |
| n2 | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |
| (D) | $\triangle * 1$ |  | - |  |  |  |  |  | - |

## Function

(1) Outputs the pulse of the cycle set by n 2 , for the amount of time ON designated by n 1 , to the output module designated by (D).

(2) The setting ranges for n 1 and n 2 are shown below:

| CPU Module Type Name | Setting Range for n1 and n2 [ms] *2 |
| :--- | :---: |
| High Performance model QCPU, Process CPU, | 1 to $65535\left(0001_{\mathrm{H}}\right.$ to FFFF $\left._{\mathrm{H}}\right)$ |
| Universal model QCPU |  |

*2: The value specified by n 1 should be less than the value specified by n 2 .

## 区POINT

1. With the PWM instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval of n1, n2 |
| :--- | :---: |
| High Performance model QCPU, Process CPU, |  |
| Universal model QCPU | 1 ms |

For this reason, the PWM instruction can be used only once within all the programs being executed by the CPU module.
2. The instruction is not processed in the following cases:

- When both n 1 and n 2 are 0
- When $\mathrm{n} 1 \geqq \mathrm{n} 2$
- When the PWM instruction is executed twice or more.

3. Do not change the argument for the PWM instruction during pulse output directed by the PWM instruction (while the execution command is ON). To change the argument, turn OFF the execution command.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program outputs a 100 ms pulse once each second to Y 20 when X 0 is ON .
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD |  |  |  |
| 1 | LWM | X0 |  |  |
| 5 | KN100 | K1000 | Y20 |  |
| 5 | END |  |  |  |

### 6.8.10 Matrix input (MTR)


(S) : Head input device (bits)
(D1) : Head output device (bits)
(12) : Head number of the devices where matrix input data will be stored (bits)
n : Number of input rows (BIN 16 bit)


Function
(1) It reads the input from 16 points $\times$ n-rows starting from the input number designated by © , then stores fetched input data from the device designated by (12) onward.
(2) One row (16 points) can be fetched in 1 scan.
(3) Fetching from the first to the $n$th row is repeated.
(4) The first through the 16th points store the first row of data and the next 16 points store the second row of data at the devices following the device designated by (12).
For this reason, the space of $16 \times \mathrm{n}$ points from the device designated by (22) are occupied by the MTR instruction.
(5) (11) is the output needed to select the row which will be fetched, and the system automatically turns it ON and OFF.

It uses the n points from the device designated by (11).
(6) Only device numbers divisible by 16 can be designated for (3), (11) and (22).
(7) For n , a value in the range from 2 to 8 can be assigned.
(8) No processing is performed in the following cases.

- The device number designated by (S), (©1), or ([2) is not divisible by 16.
- The device designated by © is outside the actual input range.
- The device designated by (©1) is outside the actual output range.
- The space $16 \times \mathrm{n}$ points following the device designated by (12) exceeds the relevant device range.
- The value for n is not between 2 and 8 .


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The device other than the input (X) was specified at (S).
- The device other than the output $(\mathrm{Y})$ was specified at (11).
(Error code: 4101)
(Error code: 4101)


## Program Example

(1) The following program fetches, when XO is turned ON , the 16 points $\times 3$ matrix starting from X 10 , and stores the matrix into the area starting from M0.
[Ladder Mode]
[List Mode]

[Operation]


## Caution

(1) Note that the MTR instruction directly operates on actual input and output.

The output (1) that had been turned ON by the MTR instruction does not turn OFF when the MTR command turns OFF.

Turn OFF the specified output (1) in the sequence program.
(2) The MTR instruction execution interval must be longer than the total of response time of input and output modules.
If the set interval is shorter than the value indicated above, an input cannot be read correctly. If the scan time in a sequence program is short, select the constant scan and set the scan time longer than the total of response time.

MEMO

## 7 <br> APPLICATION INSTRUCTIONS

| Category | Processing Details | Reference section |
| :---: | :---: | :---: |
| Logical operation instructions | Logical operations such as logical sum, logical product, etc. | Section 7.1 |
| Rotation instruction | Rotation of designated data | Section 7.2 |
| Shift instruction | Shift of designated data | Section 7.3 |
| Bit processing instructions | Sets and resets bit data; bit extraction | Section 7.4 |
| Data processing instructions | Data processing including data searching, sorting, decoding and encoding | Section 7.5 |
| Structure creation instructions | Repeated operation, subroutine program calls, index modification in ladder units | Section 7.6 |
| Data Table Operation Instructions | Data table read/write | Section 7.7 |
| Buffer memory access instruction | Read/write from/to the buffer memory of intelligent function modules | Section 7.8 |
| Display instructions | Character code outputs to external devices and displays on indicators | Section 7.9 |
| Debugging and failure diagnosis instructions | Check, status latch, sampling trace, program trace | Section 7.10 |
| Character string processing instructions | Character string (ASCII code data) processing | Section 7.11 |
| Special function instructions | $B C D$ real number and floating point real number processing | Section 7.12 |
| Data control instructions | Output value controls based on input data range checks | Section 7.13 |
| File register switching instructions | Sets file registers; switches block numbers | Section 7.14 |
| Clock instructions | Reading, writing, addition, subtraction, and conversion of clock values; comparison between the clock values; and comparison between the date values | Section 7.15 |
| Expansion clock instruction | Reading, addition, and subtraction of clock values up to millisecond | Section 7.16 |
| Program control instructions | Instructions to switch program execution conditions | Section 7.17 |
| Other instructions | Instructions that do not fit in the above categories, such as watchdog timer reset instructions and timing clock instructions | Section 7.18 |

### 7.1 Logical operation instructions

(1) The logical operation instructions perform logical sum, logical product or other logical operations in 1-bit units.

| Category | Processing Details | Formula for Operation | Example |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A | B | Y |
| Logical product (AND) | Becomes 1 only when both input $A$ and input $B$ are 1 ; otherwise, is 0 | $Y=A \cdot B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |
| Logical sum (OR) | Becomes 0 only when both input $A$ and input $B$ are 0 ; otherwise, is 1 | $\mathrm{Y}=\mathrm{A}+\mathrm{B}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 1 |
| Exclusive OR (XOR) | Becomes 0 if input $A$ and input $B$ are equal; otherwise, is 1 | $\mathrm{Y}=\overline{\mathrm{A}} \cdot \mathrm{B}+\mathrm{A} \cdot \overline{\mathrm{B}}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 |
| NON exclusive logical sum (XNR) | Becomes 1 if input $A$ and input $B$ are equal; otherwise, is 0 | $Y=(\bar{A}+B)(A+\bar{B})$ | 0 | 0 | 1 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |

### 7.1.1 Logical products with 16-bit and 32-bit data (WAND(P),DAND(P))


(S): Data for a logical product operation or the head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D): Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J)! |  | U! 1 IG:.... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| ( ${ }^{\text {a }}$ | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WAND

(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at (D) and the 16-bit data of the device designated at (S), and the results are stored in the device designated at (D).
(D)

(S)

(D)

(2) When bit devices are designated, the bit devices after the points designated as digits are regarded as " 0 " in the operation. (See Program Example (2))

## DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (51) and the 32-bit data for the device designated by (32), and stores the results at the device designated by (D).

(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as " 0 " in the operation. (See Program Example (2))

## OO Operation Error

(1) There are no operation errors associated with the WAND $(P)$ or DAND $(P)$ instruction.

## $\triangle$ Program Example

(1) The following program masks the digit in the 10 s place of the 4 -digit BCD value at D10 (second digit from the end) to 0 when XA is turned ON.
[Ladder Mode] [List Mode]

[Operation]

(2) The following program performs a logical product operation on the data at D99 and D100, and the 24-bit data between X30 and X47 when X8 is ON, and stores the results at D99 and D100.
[Ladder Mode] [List Mode]

[Operation]


Regarded as 0s.



(S1), (82) : Data for a logical product operation or the head number of the devices where the data is stored (BIN 16/32 bits)
(D) : Head number of the devices where the logical product operation result will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J:3! |  | U...laf: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| ( $)$ | $\bigcirc$ |  |  |  |  |  |  | - | - |

## $\sqrt{2}$ Function

## WAND

(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at (51) and the 16-bit data of the device designated at (32), and the results are stored in the device designated at (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation. (See Program Examples (1) and (2))

## DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (51) and the 32-bit data for the device designated by (52), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded
as "0" in the operation. (See Program Example (3))

## O Operation Error

(1) There are no operation errors associated with the WAND $(P)$ or DAND $(P)$ instruction.

## Program Example

(1) The following program performs a logical product operation on the data from X 10 to X 1 B and the data at D33 when XA is ON, and stores the results at D40.
[Ladder Mode]
[List Mode]

[Operation]


(2) The following program performs a logical product operation on the data at D10 and at D20 when X1C is ON, and stores the results from M0 to M11. [Ladder Mode]
[List Mode]


## [Operation]



Not changed
(3) The following program masks the digit in the hundred-thousands place of the 8-digit BCD value at D10 and D11 (sixth digit from the end) to 0 when XA is ON, and outputs the results to from Y10 to Y2B.
[Ladder Mode]

## [List Mode]



## [Operation]

$$
\begin{aligned}
& \text { AND }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Y2F-Y2C Y2B-Y28 Y27-Y24 Y23-Y20 Y1F-Y1CY1B-Y18 Y17-Y14 Y13-Y10 }
\end{aligned}
$$

$$
\begin{aligned}
& \text { Not changed }
\end{aligned}
$$

### 7.1.2 Block logical products (BKAND(P))


(51) *1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(22) *1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D) ${ }^{* 1}$ : Head number of the devices where the operation result will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...alin |  |  | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51)*1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (52)* | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: The same device number can be specified for (51) and (ㄷ) or (22) and (D).

## Function

(1) Performs a logical product operation on the data located in the $n$ points from the device designated by (51), and the data located in the $n$ points from the device designated by (®2), and stores the results into the area starting from the device designated by (D).

(2) The constant designated by (S2) can be between - 32768 and 32767 (BIN 16-bit data).


|  | $\vartheta$ |
| :---: | :---: |
| (D) |  |
| (D) +1 |  |
| (D) +2 |  |
|  | $j$ |
| (D) $+(n-2)$ | 011011010100000011001 |
| (D) $+(n-1)$ |  |

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the (51), (32), or (D) device exceeds the range of that device.
(Error code: 4101)
- The device range for n points starting from the device designated by (51) overlaps with the device range for $n$ points starting from the device designated by (D).
(except when the same device is specified for (S1) and (D))
(Error code: 4101)
- The device range for n points starting from the device designated by (22) overlaps with the device range for $n$ points starting from the device designated by (D).
(except when the same device is specified for (22) and (D) )
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program performs a logical product operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.
[Ladder Mode]


## [List Mode]


[Operation]



### 7.1.3 Logical sums of 16 -bit and 32-bit data (WOR(P),DOR(P))



(S): Data for a logical sum operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D): Head number of the devices where the logical sum operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J:.1.al |  | U: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## 3 Function

## WOR

(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by (D) and the 16-bit data of the device designated by (s), and stores the results at the device designated by (D).



(D) | b15 |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by (S), and stores the results at the device designated by (D).

(D) +1
(D)
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## O Operation Error

(1) There are no operation errors associated with the $W O R(P)$ or $\operatorname{DOR}(P)$ instructions.

## $\square$ Program Example

(1) The following program performs a logical sum operation on the data at D10 and D20 when XA is turned ON, and stores the results at D10.
[Ladder Mode]
[List Mode]

[Operation]

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| D10 | 1 1 0 0 1 1 0 0 |  | 1 1 1 1 | 0 0 0 0 |
|  | OR |  |  |  |
|  |  |  |  |  |
| D20 | (0:l:l:l | $\begin{array}{l:l:l:l}1 & 0 & 1 & 1\end{array}$ | $\begin{array}{l:l:l:l}1 & 0 & 0 & 1\end{array}$ | 0 0 0 1 |
|  |  |  |  |  |
| 10 | 1 1 0 0 | 1 1 1 1 | 1 1 1 1 | 0 0 0 1 |

(2) The following program performs a logical sum operation on the 32-bit data from X 0 to X 1 F , and on the hexadecimal value FF00FFOOH when XB is turned ON, and stores the results at D66 and D67.
[Ladder Mode]

## [List Mode]



| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 4 9 | OVP | $\begin{aligned} & \text { XOB } \\ & \text { Hofooffoo } \\ & \text { K8XO } \end{aligned}$ |

[Operation]
(S) +1
(S)

OR
(D) +1
(D)
FFOOFFOOH ${ }_{H}$

(D) +1
(D)



(51), (32) : Data for a logical sum operation or head number of the devices where the data is stored (BIN 16/32 bits)
(D) : Head number of the devices where the logical sum operation result will be stored (BIN $16 / 32$ bits)


## Function

## WOR

(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by (51) and the 16-bit data of the device designated by (22), and stores the results at the device designated by (D).


(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (1))

## DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by (31) and the 32-bit data of the device designated by (32), and stores the results at the device designated by (D).
(S1) +1
(51)


(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as " 0 " in the operation. (See Program Example (2))

## O Operation Error

(1) There are no operation errors associated with the $W O R(P)$ or $\operatorname{DOR}(P)$ instructions.

## $\triangle$ Program Example

(1) The following program performs a logical sum operation on the data from X 10 to X 1 B , and the data at D33, and stores the result at Y30 to Y3B when XA is ON.
[Ladder Mode]
[List Mode]


## [Operation]


(2) The following program performs a logical sum operation on the 32-bit data at D0 and D1, and the 24-bit data from X20 to X37, and stores the results at D23 and D24 when M8 is ON. [Ladder Mode]
[List Mode]


[Operation]



Regarded as 0s.
(D) +1
(D)


### 7.1.4 Block logical sum operations (BKOR(P))


(51) *1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(32) *1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D) 1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
n : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%: |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) 1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (32) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) 1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: The same device number can be specified for (51) and (ㄷ) or (32) and (D).
(1) Performs a logical sum operation on the data located in the $n$ points from the device designated by (S1), and the data located in the n points from the device designated by (®2), and stores the results into the area starting from the device designated by (D).

|  | (22) |  |  |
| :---: | :---: | :---: | :---: |
|  | OR | (2) +1 | 111:0001:11000001:1000111 |
|  |  | (52) + | $00000011111.1111111 / 1000000$ |
| $\int$ |  |  |  |
| +(n-2) 000000011111111111111000000 |  | (52) $+(\mathrm{n}-2)$ |  |
| (S1) $+(\mathrm{n}-1)$ 1:1111111111100000000, |  | (52) $+(n-1)$ | 000111111000000011111 |

(2) The constant designated by (22) can be between -32768 and 32767 (BIN 16-bit data).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The n-bit range from the (31), (32), or (D) device exceeds the range of that device.
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (S1) overlaps with the device range for $n$ points starting from the device designated by (D). (except when the same device is specified for (51) and (D))
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (s2) overlaps with the device range for $n$ points starting from the device designated by (D). (except when the same device is specified for (s2) and (D))
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program performs a logical sum operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.
[Ladder Mode]


## [List Mode]



## [Operation]



OR



$\square$

### 7.1.5 16-bit and 32-bit exclusive OR operations (WXOR(P),DXOR(P))

1 When two data are set $($ (D) $\forall$ (S $\rightarrow$ (D), (D) +1 , © $) \forall($ (S +1 , © $) \rightarrow($ (D) +1 , (D) $))$

(S): Data for an exclusive OR operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D): Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J)! |  | U\%ig: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| ( ${ }^{\text {b }}$ | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WXOR

(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by (D) and the 16-bit data of the device designated by (S), and stores the results at the device designated by (D).
(2) For bit devices, the bit devices after the points designated by digit specification are regarded as
" 0 " in the operation.


## DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by (s), and stores the results at the device designated by (D).
(D) +1

(D)
(S) +1
(S)
(S)

(D) +1
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## O Operation Error

(1) There are no operation errors associated with the $W X O R(P)$ or $\operatorname{DXOR}(P)$ instructions.

## $\triangle$ Program Example

(1) The following program performs an exclusive OR operation on the data at D10 and D20 when XA is ON, and stores the result at D10.
[Ladder Mode]
[List Mode]

[Operation]

| D10 | 0 1 0 1 | $\begin{array}{l:l:l:l}0 & 1 & 0 & 1\end{array}$ | 0 1 0 1 | 0 1 0 1 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ------- b0 |
| D20 | 0 0 1 1 | $\begin{array}{l:l:l:l}1 & 0 & 0 & 1\end{array}$ | 0 0 1 1 | 1 0 0 1 |
|  | b15 | $----b 8$ | b7 - - - - - - - | -------b0 |
| D10 | $\begin{array}{l:l:l:l}0 & 1 & 1 & 0\end{array}$ | 1 1 0 | 0 1 1 0 | 1 1 0 0 |

(2) The following program compares the bit pattern of the 32-bit data from X20 to X3F with the bit pattern of the data at D9 and D10 when X 6 is ON , and stores the number of differing bits at D16.
[Ladder Mode] [List Mode]

[Operation]
(S) +1
(S)
$\overbrace{\text { X3F- X3C X3B-X38 X37-X34 X33-X30 X2F-X2C X2B- X28 X27-X24 X23-X20 }}$

(D) +1
(D)

(D) +1
(D)
D10,D9
b31-. . . . . . . . . . . . . . . - b16b15- . . . . . . . . . . . . . . . . b0


Remark
See Section 7.5.2 for more information on the DSUMP instruction.

2 When three data are set $($ (S1) $\forall$ (S2) $\rightarrow$ (D) $($ (91) +1 , (S1) $) \forall($ (S2 +1 , (22) $) \rightarrow($ (D) +1 , (D) $))$

(31), (32) : Data for an exclusive OR operation or head number of the devices where the data is stored
(BIN $16 / 32$ bits)
(D) : Head number of the devices where the exclusive OR operation result will be stored (BIN $16 / 32$ bits)


## Function

## WXOR

(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by (51) and the 16-bit data of the device designated by (22), and stores the results at the device designated by (D).


(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (1))

## DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by (51) and the 32-bit data of the device designated by (52), and stores the results at the device designated by (D).
(S1) +1
(51)


(D) +1
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## 0 Operation Error

(1) There are no operation errors associated with the $\mathrm{WXOR}(\mathrm{P})$ or $\operatorname{DXOR}(\mathrm{P})$ instructions.

## Program Example

(1) The following program conducts an exclusive OR operation on the data from X 10 to X 1 B and the data at D33 when X10 is ON, and outputs the result to Y30 to Y3B.

## [Ladder Mode]

[List Mode]

[Operation]


Regarded as 0s.
(2) The following program conducts an exclusive OR operation on the data at D20 and D21, and the data at D30 and D31 when X10 is turned ON, and stores the results at D40 and D41. [Ladder Mode]
[List Mode]

[Operation]

(D) +1
(D)


### 7.1.6 Block exclusive OR operations (BKXOR(P))


(S1)*1: Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(S2) *1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D)*1: Head number of the devices where the operation result will be stored (BIN 16 bits) $\mathrm{n} \quad$ : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...alin |  | U:"IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) 1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (22) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) 1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: The same device number can be specified for (S1) and (D) or (S2) and (D).

## Function

(1) Performs an exclusive OR operation on the data located in the $n$ points from the device designated by (51), and the data located in the n points from the device designated by (22), and stores the results into the area starting from the device designated by (D).


## XOR

(2) The constant designated by (22) can be between -32768 and 32767 (BIN 16-bit data).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the (51), (32), or (D) device exceeds the range of that device.
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (31) overlaps with the device range for $n$ points starting from the device designated by (D). (except when the same device is specified for (51) and (D))
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (32) overlaps with the device range for $n$ points starting from the device designated by (D). (except when the same device is specified for (s2) and (D)
(Error code: 4101)


## Program Example

(1) The following program performs an exclusive OR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.
[Ladder Mode]

## [List Mode]



## [Operation]

XOR



### 7.1.7 16-bit and 32-bit data exclusive NOR operations (WXNR(P),DXNR(P))



(S): Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D): Head number of the devices where the exclusive NOR operation result will be stored (BIN 16/32 bits)


## 5 Function

## WXNR

(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by (D) and the 16-bit data of the device designated by (s), and stores the results at the device designated by (D).
(D)

(S)

(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## DXNR

(1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by (s), and stores the results at the device designated by (D).
(D) +1
(D)

(D) +1
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## Operation Error

(1) There are no operation errors associated with the $W X N R(P)$ or $\operatorname{DXNR}(P)$ instruction.

## $\triangle$ Program Example

(1) The following program compares the bit patterns of the 16-bit data located from X30 to X3F with the bit patterns of the 16 -bit data at D99 when XC is ON, and stores the number of identical bit patterns at D7.
[Ladder Mode]

## [List Mode]


[Operation]

(2) The following program compares the bit patterns of the 32-bit data located from X 20 to X 3 F with the bit patterns of the data at D16 and D17 when X 6 is ON, and stores the number of identical bit patterns at D18.

## [Ladder Mode]


[List Mode]


## [Operation]



See 7.5.2 for more information on the SUMP/DSUMP instructions.

```
When three data are set (\51) \forall (52)}->\mathrm{ (D), (51)+1, (51) ) 
```

$\square$ indicates an instruction symbol of WXNR/DXNR.

(51), (52) : Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN 16/32 bits)
(D) : Head number of the devices where the exclusive NOR operation result will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J.....at |  | U) | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WXNR

(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by (51) and the 16-bit data of the device designated by (s2), and stores the results at the device designated by (D).


(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## DXNR

(1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (31) and the 32-bit data of the device designated by (52), and stores the results at the device designated by (D).
(S1) +1
(51)

(D) +1
(D)
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## OO Operation Error

(1) There are no operation errors associated with the $W X N R(P)$ or $\operatorname{DXNR}(P)$ instructions.

## $\triangle$ Program Example

(1) The following program performs an exclusive NOR operation on the 16-bit data from X 30 to X3F and the data at D99 when X0 is turned ON, and stores the results to D7.
[Ladder Mode]
[List Mode]


[Operation]

(2) The following program performs an exclusive NOR operation on the 32-bit data at D20 and D21 and the data at D10 and D11 when X10 is turned ON, and stores the result to D40 and D41.
[Ladder Mode]

## [List Mode]



| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 7 | $\begin{aligned} & \text { LD } \\ & \text { DXNPP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & x 10 \\ & 020 \end{aligned}$ | D10 |

[Operation]

(S) +1
(S)

(D) +1
(D)


### 7.1.8 Block exclusive NOR operations (BKXNR(P))


(S1) *1: Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(S2) *1: Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D) *1: Head number of the devices where the operation result will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...! |  | U | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) *1 | - | $\bigcirc$ |  |  |  | - |  | - | - |
| (S2) *1 | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) *1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: The same device number can be specified for (51) and (D) or (52) and (D).

## Function

(1) Performs an exclusive NOR operation on the data located in the $n$ points from the device designated by (S1), and the data located in the $n$ points from the device designated by (22), and stores the results into the area starting from the device designated by (D).

(2) The constant designated by (22) can be between - 32768 and 32767 (BIN 16-bit data).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The n-bit range from the (51), (32), or (D) device exceeds the range of that device.
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (51) overlaps with the device range for $n$ points starting from the device designated by (D). (except when the same device is specified for (51) and (D))
(Error code: 4101)
- The device range for $n$ points starting from the device designated by (s2) overlaps with the device range for $n$ points starting from the device designated by (D). (except when the same device is specified for (②) and (D)
(Error code: 4101)


## $\square$ Program Example

(1) The following program performs an exclusive NOR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.
[Ladder Mode]

[List Mode]

[Operation]

$$
\begin{aligned}
& \text { D101 } 0,1,0,10,1,0,10,1,0,10,1: 0,1 \\
& \text { D102 } 0: 0,0,0: 0,01: 1,1,11: 1: 111
\end{aligned}
$$


R1 $0: 0,0,000: 0,0,0,0,011: 111$


### 7.2 Rotation instruction

### 7.2.1 Right rotation of 16-bit data ( $\mathrm{ROR}(\mathrm{P}), \mathrm{RCR}(\mathrm{P})$ )



| (D) : Head number of the devices to rotate (BIN 16 bits) <br> n : Number of rotations (0 to 15) (BIN 16 bits) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Setting Data | Internal Devices |  | R, ZR | J:1] |  | U".ig: | Zn | Constants <br> K, H | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## $\sqrt{3}$ Function

## ROR

(1) Rotates 16-bit data of the device designated by © , not including the carry flag, n-bits to the right. The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification.
The number of bits by which a rotation is carried out is the remainder of $n /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12$ $=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $\mathrm{n}=18$, the contents are rotated two bits to the right since the remainder of $18 / 16=1$ is " 2 ".

## RCR

(1) Rotates 16 -bit data of the device designated by (D), including the carry flag, $n$-bits to the right.
The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification.

The number of bits by which a rotation is executed is the remainder of $n /(s p e c i f i e d ~ n u m b e r ~ o f ~$ bits).
For example, when $n=15$ and (specified number of bits) $=12$ bits, the remainder of 15/12 $=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the contents are rotated two bits to the right since the remainder of $18 / 16=1$ is " 2 ".

## O Operation Error

(1) There are no operation errors associated with the $R O R(P)$ or $R C R(P)$ instructions.

## Program Example

(1) The following program rotates the contents of DO, not including the carry flag, 3 bits to the right when XC is turned ON .
[Ladder Mode]

## [List Mode]



| Step |  | Instruction |  |
| :---: | :--- | :--- | :---: |
| 0 | LD | Device |  |
|  | RORP | XOC |  |
| 1 | ROR | K3 |  |
| 4 | END |  |  |
|  |  |  |  |

[Operation]

(2) The following program rotates the contents of D0, including the carry flag, 3 bits to the right when XC is turned ON.
[Ladder Mode] [List Mode]

[Operation]


### 7.2.2 Left rotation of 16-bit data ( $\mathrm{ROL}(\mathrm{P}), \mathrm{RCL}(\mathrm{P})$ )


(D) : Head number of the devices to rotate (BIN 16 bits)
n : Number of rotations (0 to 15) (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:..igaly | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## TJunction

## ROL

(1) Rotates the 16-bit data of the device designated at © , not including the carry flag, n-bits to the left.
The carry flag turns ON or OFF depending on its status prior to the execution of ROL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification.
The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12$ $=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the data is rotated 2 bits to the left since the remainder of $18 / 16$ $=1$ is " 2 ".

## RCL

(1) Rotates the 16-bit data of the device designated by © , including the carry flag, $n$-bits to the left.
The carry flag turns ON or OFF depending on its status prior to the execution of RCL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification.
The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12$ $=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the data is rotated 2 bits to the left since the remainder of 18/16 $=1$ is " 2 ".

## Operation Error

(1) There are no operation errors associated with the $\mathrm{ROL}(\mathrm{P})$ or $\mathrm{RCL}(\mathrm{P})$ instructions.

## $\square$ Program Example

(1) The following program rotates the contents of DO, not including the carry flag, 3 bits to the left when XC is turned ON
[Ladder Mode]

## [List Mode]


[Operation]

(2) The following program rotates the contents of D0, including the carry flag, 3 bits to the left when XC is turned ON.
[Ladder Mode]

## [List Mode]


[Operation]


* ON/OFF status of the carry flag depends on its status before the execution of RCL.


### 7.2.3 Right rotation of 32-bit data (DROR(P), $\operatorname{DRCR}(\mathrm{P})$ )


(D) : Head number of the devices to rotate (BIN 32 bits)
n : Number of rotations (0 to 31) (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J..1.: |  | U...al: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## DROR

(1) The 32-bit data of the device designated at (D), not including the carry flag, is rotated $n$-bits to the right.
The carry flag turns ON or OFF depending on its status prior to the execution of the DROR instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification.
The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $n=31$ and (specified number of bits) $=24$ bits, the remainder of 31/24 $=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$.

If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation.
For example, when $n=34$, the contents are rotated two bits to the right since the remainder of $34 / 32=1$ is " 2 ".

## DRCR

(1) Rotates 32-bit data, including carry flag, at device designated by (D) $n$ bits to the right. The carry flag goes ON or OFF depending on its status prior to the execution of the DRCR instruction.

(2) When a bit device is designated for (©), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $\mathrm{n} /($ specified number of bits).
For example, when $\mathrm{n}=31$ and (specified number of bits) $=24$ bits, the remainder of 31/24 $=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$. If the value specified as $n$ is 32 or greater, the remainder of $n /$ 32 is used for rotation. For example, when $\mathrm{n}=34$, the contents are rotated two bits to the right since the remainder of $34 / 32=1$ is " 2 ".

## Operation Error

(1) There are no operation errors associated with the $\operatorname{DROR}(\mathrm{P})$ or $\operatorname{DRCR}(\mathrm{P})$ instruction.

## $\triangle$ Program Example

(1) The following program rotates the contents of D0 and D1, not including the carry flag, 4 bits to the right when XC is ON .
[Ladder Mode]

## [List Mode]


[Operation]
b31--b28 b27--b24 b23--b20b19--b16b15--b12 b14-b8 b7--b4 b3--b0


31- - b28b27--b24b23--b20b19--b16b15--b12b11--b8 b7 - -b4 b3 - - b0


Contents of b3 to b0 before execution

Contents of b31 to b4 before execution

(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the right when XC is ON .

## [Ladder Mode]



## [List Mode]


[Operation]


* : ON/OFF status of the carry flag depends on its status before the execution of DRCR.


### 7.2.4 Left rotation of 32-bit data (DROL(P),DRCL(P))


(D) : Head number of the devices to rotate (BIN 32 bits)
n : Number of rotations ( 0 to 31 ) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J? |  | U:..\|c:... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

## DROL

(1) The 32-bit data of the device designated at © , not including the carry flag, is rotated n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DROL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /(s p e c i f i e d ~ n u m b e r ~ o f ~ b i t s) . ~$
For example, when $n=31$ and (specified number of bits) $=24$ bits, the remainder of 31/24 $=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$. If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation. For example, when $\mathrm{n}=34$, the data is rotated 2 bits to the left since the remainder of $34 / 32=1$ is " 2 ".

## DRCL

(1) Rotates 32-bit data of the device designated by (D), including the carry flag, n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DRCL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $n=31$ and (specified number of bits) $=24$ bits, the remainder of 31/24 $=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$. If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation. For example, when $n=34$, the data is rotated 2 bits to the left since the remainder of $34 / 32=1$ is "2".

## O Operation Error

(1) There are no operation errors associated with the $\mathrm{DROL}(\mathrm{P})$ or $\mathrm{DRCL}(\mathrm{P})$ instructions.

## $\square$ Program Example

(1) The following program rotates the contents of D 0 and D 1 , not including the carry flag, 4 bits to the left when XC is ON.
[Ladder Mode] [List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 4 | Rolp | XoC Do | K4 |

[Operation]

| Carry flag (SM700) | b31--b28b27--b24b23--b20b19--b16b15--b12 b11--b8 b7--b4 b3--b0 |
| :---: | :---: |
| 0 |  |
| Carry flag (SM700) | b31--b28b27--b24b23--b20b19--b16b15--b12b11--b8 b7--b4 b3--b0 |
| 1 | $0_{0}^{\prime} 0,0,0$ |
| Content of b28 before execution | Contents of b27 to b0 <br> before execution Contents of b31 to b28 <br> before execution |

(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the left when XC is ON.
[Ladder Mode]
[List Mode]


## [Operation]



### 7.3 Shift instruction

### 7.3.1 n-bit shift to right or left of 16-bit data (SFR(P),SFL(P))

## Basic


(D) : Head number of the devices where shift data is stored (BIN 16 bits)
n

| Setting Data | Internal Devices |  | R, ZR | J..fl |  | U..ila | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

## SFR

(1) Causes a shift to the right by $n$ bits of the 16-bit data from the device designated at (D). The $n$ bits from the upper bit are filled with 0 s.

(2) When a bit device is designated for (D), a right shift is executed within the device range specified by digit specification.


The number of bits by which a shift is executed is the remainder of $n /(s p e c i f i e d ~ n u m b e r ~ o f ~$ bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=8$ bits, the remainder of $15 / 8=$ 1 is " 7 ", and the data is shifted 7 bits.
(3) Specify any of 0 to 15 as $n$. If the value specified as n is 16 or greater, the remainder of $\mathrm{n} / 16$ is used for a shift to the right.
For example, when $n=18$, the data is shifted 2 bits to the right since the remainder of 18/16 $=1$ is 2 .

## SFL

(1) Shifts 16-bit data at device designated by (D) $n$ bits to the left.

Bits starting from the lowest bit to n bit are filled with 0 s .


Filled with 0s
(2) When a bit device is designated for (D), a left shift is executed within the device range specified by digit specification.


The number of bits by which a shift is executed is the remainder of $\mathrm{n} /($ specified number of bits). For example, when $\mathrm{n}=15$ and (specified number of bits) $=8$ bits, the remainder of $15 / 8=1$ is " 7 ", and the data is shifted 7 bits.
(3) Specify any of 0 to 15 as n . If the value specified as n is 16 or greater, the remainder of $\mathrm{n} / 16$ is used for a shift to the left.

For example, when $\mathrm{n}=18$, the data is shifted 2 bits to the left since the remainder of $18 / 16$ $=1$ is " 2 ".

## 0 Operation Error

(1) There are no operation errors associated with the $\operatorname{SFR}(\mathrm{P})$ or $\operatorname{SFL}(\mathrm{P})$ instructions.

## $\square$ Program Example

(1) The following program shifts the data of $D 0$ to the right by the number of bits designated by D100 when X20 is turned ON.
[Ladder Mode]
[List Mode]


## [Operation]



Filled with 0s.
(2) The following program shifts the contents of X 10 to X 173 bits to the left when X 1 C is ON . [Ladder Mode]

## [List Mode]


[Operation]


### 7.3.2 1-bit shift to right or left of $n$-bit data (BSFR(P),BSFL(P))



> (D) : Head number of the devices to be shifted (bits)
> $\mathrm{n} \quad:$ Number of devices to which shift is executed (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:AGMa | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  | - |  |  |  |  |  | - |
| n | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |

## Function

## BSFR

(1) Shifts the data in $n$ points from the device designated by (D) to the right by one bit.

(2) The device designated by $(\square)+(n-1)$ is filled with 0 .

## BSFL

(1) Shifts the data in $n$ points from the device designated by (D) to the left by one bit.

(2) The device designated by (D) is filled with 0 .

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range of the device n points from a device designated by (D), or exceeds the relevant device.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program shifts the data at M668 to M676 to the right when X8F is turned ON. [Ladder Mode]
[List Mode]

[Operation]

(2) The following program shifts the data at Y 60 to Y 6 F to the left when X 4 is turned ON .
[Ladder Mode]

[List Mode]

[Operation]


## 7．3．3 n－bit shift to right or left of $n$－bit data（SFTBR $(P), \operatorname{SFTBL}(P))$



QnU（D）（H）CPU：The serial number（first five digits）is＂10102＂or later． QnUDE（H）CPU：The serial number（first five digits）is＂10102＂or later．

（D）：Head number of the devices to be shifted（bits）
$\mathrm{n} 1:$ Number of bits to be shifted（BIN 16 bits）
$\mathrm{n} 2:$ Number of shifts（BIN 16 bits）

| Setting Data | Internal Devices |  | R，ZR | 小等： |  | U骨： 1 | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| （D） | $\bigcirc{ }^{* 1}$ | － | $\bigcirc$ |  |  | － |  |  | － |
| n1 | － | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  |  | － |
| n2 | － | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  |  | － |

＊1 ：T，C，ST，and S devices are not available．

## Function

## SFTBR（P）

（1）This instruction shifts the n 1 bits data in the devices starting from the device specified by（D） to the right by n 2 bits．
$\mathrm{n} 1=10, \mathrm{n} 2=4$

（2） n 1 and n 2 are specified under the condition that n 1 is larger than n 2 ．If the value of n 2 is equal to or larger than the value of $n 1$ ，the remainder of $n 2 / n 1$（ $n 2$ devided by $n 1$ ）is used for a shift．
（3）This instruction specifies n 1 ranged from 1 to 64.
（4）Bits starting from the highest bit to n 2 th bit are filled with 0 s ．If the value of n 2 is larger than the value of $n 1$ ，the remainder of $n 2 / n 1$ will be 0 ．
（5）If the value specified by n 1 or n 2 is 0 ，the instruction will be not processed．

## SFTBL(P)

(1) This instruction shifts the n 1 bits data in the devices starting from the device specified by (D) to the left by n 2 bits.
$\mathrm{n} 1=10, \mathrm{n} 2=4$

(2) $n 1$ and $n 2$ are specified under the condition that $n 1$ is larger than $n 2$. If the value of $n 2$ is equal to or larger than the value of $n 1$, the remainder of $n 2 / n 1$ ( $n 2$ devided by $n 1$ ) is used for a shift.
However, if the remainder of $\mathrm{n} 2 / \mathrm{n} 1$ is 0 , the instruction will be not processed.
(3) This instruction specifies n 1 ranged from 1 to 64 .
(4) Bits starting from the lowest bit to $n 2$ th bit are filled with 0 s. If the value of $n 2$ is larger than the value of n 1 , the remainder of $\mathrm{n} 2 / \mathrm{n} 1$ will be 0 .
(5) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The value specified by n 1 is other than 0 to 64 .
(Error code: 4100)
- The value data specified by n 2 is negative.
(Error code: 4100)
- The range of devices specified by $n 1$ exceeds the range of devices specified by © .
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program shifts the data of Y 10 to Y 17 ( 8 bits) specified by © to the right by 2 bits ( n 2 ), when M0 is turned on.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | MO |  |
| 1 | SFTBR | Y10 | K8 |
| 5 | END | K2 |  |
|  |  |  |  |

[Operation]

(2) The following program shifts the data of Y21 to Y2C (12 bits) specified by (D) to the left by 5 bits ( n 2 ), when M0 is turned on.
[Ladder Mode]

## [List Mode]

| Step |  |  |  |
| :---: | :--- | :--- | :--- |
| 0 | Instruction | Device |  |
|  | LD | MO |  |
| 1 | SFTBL | Y21 | K12 |
| 5 | END | K5 |  |
|  |  |  |  |


[Operation]

| Y2C | Y2B | Y2A | Y29 | Y28 | Y27 | Y26 | Y25 | Y24 | Y23 | Y22 | Y21 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |

Carry flag (SM700)


### 7.3.4 1-word shift to right or left of n-word data (DSFR(P), DSFL(P))


(D) : Head number of the devices to be shifted (BIN 16 bits)
n : Number of devices to which shift is executed (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jand |  | U:..\|cial | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## 5unction

## DSFR

(1) Shifts data n points from device designated by (D) 1-word to the right.

(2) The device designated by $\mathrm{D}+(\mathrm{n}-1)$ is filled with 0 .

DSFL
(1) Shifts data n points from device designated by (D) 1-word to the left.


Filled with 0.
(2) The device designated by (D) is filled with 0 .

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range of the device $n$ points from a device designated by (D), or exceeds the relevant device.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program shifts the contents of D683 to D689 to the right when XB is turned ON .
[Ladder Mode] [List Mode]

[Operation]


Filled with 0._-_
(2) The following program shifts the contents of D683 to D689 to the left when XB is turned ON . [Ladder Mode] [List Mode]

[Operation]

| Designation range for the DSFLP instruction |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D689 | D688 | D687 | D686 | D685 | D684 | D683 |
| -100 | 503 | 600 | -336 | 3802 | -32765 | 5003 |



### 7.3.5 n-bit shift to right or left of n-word data (SFTWR(P),SFTWL(P))


$Q_{n U(D)(H) C P U: ~ T h e ~ s e r i a l ~ n u m b e r ~(f i r s t ~ f i v e ~ d i g i t s) ~ i s ~ " 10102 " ~ o r ~ l a t e r . ~}^{\text {( }}$ QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(D) : Head number of the devices to be shifted (BIN 16 bits)
n1 : Number of words to be shifted (BIN 16 bits)
n2 : Number of shifts (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | 小㿻: |  | U...igat..a | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  |  | - |
| n1 | - | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  |  | - |
| n2 | - | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  |  | - |

## Function

## SFTWR(P)

(1) This instruction shifts n 1 words data in the devices starting from the device specified by (D) to the right by n 2 words.

$$
\mathrm{n} 1=9, \mathrm{n} 2=4
$$


(2) The n 2 words data in the devices starting from the highest device are filled with 0 s .
(3) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.
(4) If the value of $n 2$ is equal to or larger than the value of $n 1$, the $n 1$ words data in the devices starting from the device specified by (D) will be filled with 0 s.

## SFTWL(P)

(1) This instruction shifts the n 1 words data in the devices starting from the device specified by (D) to the left by n 2 words. $\mathrm{n} 1=9, \mathrm{n} 2=4$


| (D) +8 | (D) +7 | (D) +6 | (D) +5 | (D) +4 | (D) +3 | (D) +2 | (D) +1 | (D) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $3 \mathrm{~A}_{\mathrm{H}}$ | $1 \mathrm{FFH}_{\mathrm{H}}$ | $30_{\mathrm{H}}$ | $0_{H}$ | $\mathrm{FFH}_{\mathrm{H}}$ | $0_{H}$ | $0_{H}$ | $0_{H}$ | $0_{H}$ |

(2) The n 2 words in the devices starting from the lowest device are filled with 0 s .
(3) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.
(4) If the value of $n 2$ is equal to or greater than the value of $n 1$, the $n 1$ words devices starting from the device specified by (D) will be filled with 0s.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- n 1 or n 2 is negative value.
(Error code: 4100)
- The range of devices specified by n 1 exceeds the range of devices specified by © .
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program shifts the 8 words ( n 1 ) data stored in the devices starting from D10 specified by (D) to the right by 2 words ( n 2 ), when M0 is turned on.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program shifts the 12 words ( n 1 ) data in the devices starting from D21 specified by (D) to the left by 5 words ( n 2 ), when M0 is turned on.
[Ladder Mode] [List Mode]

[Operation]


### 7.4 Bit processing instructions

### 7.4.1 Bit set and reset for word devices (BSET(P),BRST(P))


(D) : Number of the device whose bits are set/reset (BIN 16 bits)
n : Number of the bit to be set/reset (0 to 15) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J:..il: |  |  | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## $\sqrt[3]{ }$ Function

## BSET

(1) Sets (sets "1" at) the nth bit in the word device designated at (D).
(2) If $n$ exceeds " 15 ", bit set/reset is performed with the lower 4 bits of the data.


## BRST

(1) Resets the nth bit of a word device designated by (D) to 0 .
(2) If $n$ exceeds "15", bit set/reset is performed with the lower 4 bits of the data.


## O Operation Error

(1) There are no operation errors associated with the BSET(P) or BRST(P) instructions.

## $\square$ Program Example

(1) The following program resets the 8 th bit of D 8 (b8) to 0 when XB is OFF, and sets the 3rd bit of $\mathrm{D} 8(\mathrm{~b} 3)$ to 1 when XB is ON .
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 | $\stackrel{\text { LDI }}{\text { BRSTP }}$ | XOB <br>  <br>  <br> 8 | K8 |
| 4 | LD | XOB |  |
| 5 | BSETP | D8 | K3 |

[Operation]

|  | b15-------- b8------ b3--- b0 |
| :---: | :---: |
| Before execution D80 0 1 0 1 1 1 1 1 <br> 0 0 0 1      |  |
| When XB turns OFF. <br> When |  |
|  | b15------- b8------ b3---b0 |
| After execution D8 | 0001101000111111001 |

## Remark

Bit set or reset of word devices can also be conducted by bit designation of word devices.

- For the bit specification for word devices, link direct devices, refer to the QnUCPU User'fs Manual(Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manuall(Function Explanation, Program Fundamentals)
The processing of program example (1) would be conducted as shown below if bit designation of a word device had been used:



### 7.4.2 Bit tests (TEST(P),DTEST(P))

## Basic


(51): Number of the device where bit data to be extracted is stored (BIN 16 bits)
(22): Location of the bit data to be extracted (0 to 15 (TEST)/0 to 31 (DTEST)) (BIN 16/32 bits)
(D): Number of the bit device where the extracted data will be stored (bits)

| Setting Data | Internal Devices |  | R, ZR | J\%! |  | U迷: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | - | - |
| (22) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - | - | - |

## Function

## TEST

(1) Fetches bit data at the location designated by (22) within the word device designated by (S1), and writes it to the bit device designated by (D).
(2) The bit device designated by (D) is OFF when the relevant bit is " 0 " and ON when it is "1".
(3) The position designated by (32) indicates the position of an individual bit in a 1-word data block (0 to 15). When 16 or more is designated at (®2), the target is the bit data at the position indicated by the remainder of $n / 16$. For example, when $n=18$, the target is the data at $b 2$ since the remainder of $18 / 16=1$ is "2".


## DTEST

(1) Fetches bit data at the location designated by (22) within the 2-word device designated by (31), or (51) +1 , and writes it to the bit device designated by (D).
(2) The bit device designated by (D) is OFF when the relevant bit is " 0 " and ON when it is "1".
(3) The position designated by (S2) indicates the position of an individual bit in a 2-word data block ( 0 to 31 ). When 32 or more is designated at (S2), the target is the bit data at the position indicated by the remainder of $n / 32$. For example, when $n=34$, the target is the data at b2 since the remainder of $34 / 32=1$ is " 2 ".


## Operation Error

(1) There are no operation errors associated with the TEST $(P)$ or $\operatorname{DTEST}(P)$ instructions.

## $\triangle$ Program Example

(1) The following program turns M0 ON or OFF based on the status of the 10th bit in the 1-word data block (D0).
[Ladder Mode] [List Mode]

[Operation]

(2) The following program turns Y40 ON or OFF, depending on the status of the 19th bit of the 2-word data (W0 and W1).
[Ladder Mode]
[List Mode]

[Operation]


Remark
Programs using the bit test instruction can be rewritten as programs using bit designation of word devices.
If the program in example (1) were changed to use bit designation of a word device, it would appear as follows:


M0 turns ON/OFF depending on the ON/OFF status of b10 of D0 (D0.A).

### 7.4.3 Batch reset of bit devices (BKRST(P))


(D) : Head number of the devices to be reset (bits)
n : Number of the devices to be reset (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J:") |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( ${ }^{\text {a }}$ | $\bigcirc$ |  |  | - |  |  |  |  | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Resets bit device n-points from the bit device designated by © .

| Device | Status |
| :---: | :--- |
| Annunciator (F) | • Turns device n-points from annunciator (F) number designated by © OFF. <br> • Deletes annunciator number turned OFF from SD64 to SD79 and compresses remaining data <br> forward. <br> • Stores number of annunciators stored from SD64 to SD79 at SD63. |
| Timer (T) <br> Counter (C) | • Sets the current value n-points from timer (T) or counter c designated by (C) to 0, and turns coil <br> contact OFF. |
| Bit devices other <br> than the above | • Turns OFF coil or contact n-points from the device designated by ©. |

(2) If the designated device is OFF, the device status will not change.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the © , or device exceeds the range of that device.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program turns OFF devices from MO to M7 when XO is turned ON .
[Ladder Mode]

[List Mode]


## [Operation]

M9M8M7---M4M3---M0 $\qquad$ | M9M8M7---M4M3---M0 |
| :--- |
| $110010: 000$ |




Not changed
(2) The following program sets data from 2nd bit (b2) of D10 to 1st bit (b1) of D11 to 0 when X20 is turned ON.

## [Ladder Mode]

## [List Mode]


[Operation]


### 7.5 Data processing instructions

### 7.5.1 16-bit and 32-bit data searches (SER(P),DSER(P))

## 


(S1) : Search data or head number of the devices where the search data is stored (BIN 16/32 bits)
(s2) : Data to be searched or head number of the devices where the data to be searched is stored (BIN 16 bits)
(D) : Head number of the devices where the search result will be stored (BIN 16 bits)
n : Number of searches (BIN 16 bits)

| $\begin{gathered} \text { Setting } \\ \text { Data } \end{gathered}$ | Intermal Devices |  | R, zR | J:\% |  | U.elaim | Zn | $\begin{gathered} \text { Constants } \\ K, H \end{gathered}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | - |
| (3) | - |  |  | - |  | - |  | - | - |
| (1) | - |  |  | - |  | $\bigcirc$ |  | - | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  | $\bigcirc$ |  | $\bigcirc$ | - |

## Function

## SER

(1) Searches $n$ points from the 16-bit data of the device designated by (32), regarding 16-bit data of the device designated by (51) as a keyword. Then, the number of matches with the keyword is stored at the device designated by (D) +1 , and the first matched device number (in the relative number from (S2) is stored at the device designated by (D).

(2) No processing is conducted if n is 0 or a negative value.
(3) If no matches are found in the search, the devices designated at (D) and (D) +1 become " 0 ".

## DSER

(1) Searches n points from the device designated by (®2) in 32-bit units ( $2 \times \mathrm{n}$ points in 16-bit units.) regarding 32-bit data of the device designated by (51) +1 and (31) as a keyword. Then, the number of matches with the keyword is stored at the device designated by © +1 , and the first matched device number (in the relative number from (22) ) is stored at the device designated by (D).

(2) No processing is conducted if n is 0 or a negative value.
(3) If no matches are found in the search, the devices designated at (D) and © +1 become " 0 ".

## 区POINT

If the data to be searched using the SER/DSER instruction is sorted in the ascending order, searches can be accelerated by the use of the binary search method, which is activated by turning SM702 *1 ON. However, correct searche results are not obtained if SM702 is turned ON when the data to be searched is not sorted in the ascending order.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The location n-points from the device (s2) exceeds the designated device range.
(Error code: 4101)
- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program searches D100 to D105 for the contents of D0 when X20 is ON, and stores the search results at W0 and W1.
[Ladder Mode] [List Mode]


## [Operation]

Search data
D0 $\qquad$
Data to be searched

(2) The following program searches D100 to D111 for the contents of D11 and D10 when X20 is ON, and stores the search results at W0 and W1.

## [Ladder Mode]

[List Mode]


## [Operation]



### 7.5.2 16-bit and 32-bit data checks (SUM(P),DSUM(P))


(S): Head number of the devices where the total number of bits of "1" is counted (BIN $16 / 32$ bits)
(D): Head number of the devices where the total number of the bits will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U.......! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| ( $)$ | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## SUM

From the 16-bit data in the device designated by © , stores the total number of bits where 1 is set, in the device designated by (D).
(S)


Stores the total number of bits where 1 is set in BIN. (There are 8 bits where 1 is set in the example.)

## DSUM

From the 32-bit data in the device designated by © , stores the total number of bits where 1 is set, in the device designated by (D).
(S) +1
(S)

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |

Total number of bits where 1 is set

Stores the total number of bits where 1 is set in BIN.
(There are 16 bits where 1 is set in the example.)

## O Operation Error

(1) There are no operation errors associated with the $\operatorname{SUM}(P)$ or $\operatorname{DSUM}(P)$ instructions.

## $\square$ Program Example

(1) The following program stores the number of bits which are ON from X 8 to X 17 into D 0 when X10 is turned ON.
[Ladder Mode] [List Mode]

[Operation]
X17----------------------- X8

Stores the total number of bits where 1 is set at D0.

(2) The following program stores the number of bits which are ON in D100 and D101 into D0 when X10 is turned ON.
[Ladder Mode]
[List Mode]


[Operation]

Stores the total number of bits where 1 is set into D0.


### 7.5.3 Decoding from 8 to 256 bits (DECO(P))


(S) : Data to be decoded or the number of the device where the data to be decoded is stored (BIN 16 bits)
(D) : Head number of the devices where the decoding result will be stored (Device name)
n : Valid bit length (1 to 8), 0: No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...1: |  | U...ic: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  | - |  |  |  | - | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Turns ON the bit position of (D), which corresponds to the binary value designated by the lower $n$ bits at (s).

(2) The value of $n$ can be designated between 1 and 8 .
(3) No processing is conducted if $\mathrm{n}=0$, and there are no changes in the bits $2^{\mathrm{n}}$ from the device designated at (D).
(4) Bit devices are treated as 1 bit, and word devices as 16 bits.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of $n$ is not in the 0 to 8 range.
(Error code: 4100)
- The range $2 n$ bits from (D) exceeds the range of the relevant device.


## $\square$ Program Example

(1) The following program decodes the 3 bits from X 0 and stores the results at M 10 when X 20 is ON.
[Ladder Mode]

## [List Mode]



| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { DECOP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \times 20 \\ & \text { K1 } 100 \end{aligned}$ | M10 | K3 |

[Operation]


If 3 bits are designated as significant bits, 8 points are occupied.

### 7.5.4 Encoding from 256 to 8 bits (ENCO(P))

## Basic $\begin{aligned} & \text { High } \\ & \text { pefforman }\end{aligned}$ <br> eighormanc <br> Process Redundant Universal


(s) : Head number of the device where the data to be encoded is stored (Device name)
(D) : Number of the device where the encoding result will be stored (BIN 16 bits)
n : Valid bit length (1 to 8 ), 0 : No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%1: |  |  | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ |  |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | - | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Stores the binary value corresponding to the bits which are "1" included in the $2^{n}$-bit data of (S) to (D).

(2) The value of $n$ can be designated at between 1 and 8 .
(3) If $\mathrm{n}=0$, there will be no operation, and the contents of (D) will not change.
(4) Bit devices are treated as 1 bit, and word devices as 16 bits.
(5) If more than 1 bit is at 1 , processing will be conducted at the upper bit location.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of $n$ is not in the 0 to 8 range.
(Error code: 4100)
- The range $2^{n}$ bits from (s) exceeds the range of the relevant device.
(Error code: 4101)
- All data $2^{n}$ bits from (s) is " 0 ".


## $\triangle$ Program Example

(1) The following program encodes the 3 bits from M10 when X 20 is ON , and stores the results at D8.

[Operation]


The location of the ON bit, counted from M10, is stored in BIN.

### 7.5.5 7-segment decode (SEG(P))


(S): Data to be decoded or head number of the devices where the data to be decoded is stored (BIN 16 bits)
(D): Head number of the devices where the decoding result will be stored (BIN 16 bits)

(1) Decodes the data from 0 to F designated by the lower 4 bits of © to 7 -segment display data, and stores at (D).
(2) If (D) is a bit device, indicates the head number of the devices storing the 7-segment display data; if it is a word device, indicates the number of the device storing the data.


## O Operation Error

(1) There are no operation errors associated with the SEG(P) instruction.

7-segment decode display

| © |  | Configuration of 7 Segments |  |  |  |  |  |  |  |  | Display Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hexadecimal | Bit Pattern |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| 0 | 0000 | B5 B6 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | İ1 |
| 1 | 0001 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | ! |
| 2 | 0010 |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | こ |
| 3 | 0011 |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | I |
| 4 | 0100 |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 4 |
| 5 | 0101 |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | $\stackrel{\square}{\square}$ |
| 6 | 0110 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | E |
| 7 | 0111 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | $\cdots$ |
| 8 | 1000 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | E |
| 9 | 1001 |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | G |
| A | 1010 |  | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | Fir |
| B | 1011 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | E |
| C | 1100 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | I- |
| D | 1101 |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | -1 |
| E | 1110 |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E |
| F | 1111 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | F |

Head number of bit device
Lowest bit of word device

## $\square$ Program Example

(1) The following program converts the data from XC to XF to 7-segment display data and outputs it to Y38 to Y3F when X0 is turned ON.
[Ladder Mode]

[List Mode]

[Timing Chart]


### 7.5.6 4-bit dissociation of 16-bit data (DIS(P))


(S) : Head number of the devices where data to be dissociated is stored (BIN 16 bits)
(D) : Head number of the devices where the dissociated data will be stored (BIN 16 bits)
n : Number of dissociations (1 to 4), 0: No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | ग..): |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  | - |
| ( ${ }^{\text {a }}$ | - | $\bigcirc$ |  |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Stores the lower n-digits (1 digit is 4 bits) of the 16-bit data designated by ©s) at the lower 4 bits $n$-points from the device designated by (D).
(2) The upper 12 bits n-points from the device designated by © become 0 .
(3) The value of $n$ can be designated at between 1 and 4 .
(4) If $\mathrm{n}=0$, there will be no processing, and the contents n -points from (D) will not change.


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The range n-points from (D) exceeds the relevant device.
(Error code: 4101)
- The value of n is outside the 0 to 4 range.
(1) The following program dissociates the 16-bit data from D0 into 4-bit groups, and stores from D10 to D13 when X0 is ON.
[Ladder Mode]
$\left.\begin{array}{llll} & \text { [DISP } & \text { DO } & \text { D10 } \\ \text { K4 }\end{array}\right] \mid$
[List Mode]



## [Operation]




- D11 00, 0,00000000000011011
* D12 000000000000010010

Filled with 0s. Storage area


### 7.5.7 4-bit linking of 16-bit data (UNI(P))

## Basic


(S) : Head number of the devices where data to be linked is stored (BIN 16 bits)
(D) : Head number of the devices where the linked data will be stored (BIN 16 bits)
$n$ : Number of links (1 to 4), 0: No processing (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J\%...al |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## $\sqrt{2}$ Function

(1) Links lower 4 bits of 16-bit data n-points from device designated by ©s to 16-bit device designated by (D).

(2) The bits of the upper $(4-n)$ digits of the device designated by © become 0 .
(3) The value of n can be designated at between 1 and 4 .
(4) If $\mathrm{n}=0$, there will be no processing, and the contents of device (D) will not change.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range n-points from © exceeds the relevant device.
(Error code: 4101)
- The value of n is outside the 0 to 4 range.
(1) The following program links the lower 4 bits of $D 0$ to $D 2$ when $X 0$ is $O N$, and stores them at D10.
[Ladder Mode] [List Mode]

[Operation]



### 7.5.8 Dissociation or linking of random data (NDIS(P),NUNI(P))


(S1): Head number of the devices where data to be dissociated/linked is stored (BIN 16 bits)
(D): Head number of the devices where the dissociated/linked data will be stored (BIN 16 bits)
(22): Head number of the devices where the units of dissociation/linking will be stored (BIN 16 bits)


## NDIS

(1) Dissociates data stored in device numbers starting from that designated at (31) into the number of individual bits designated at (32), and stores this data in device numbers starting from that designated at (D).

(2) The number of dissociated bits designated at (S2) can be designated within a range of 1 to 16 bits.
(3) Bits from the device number designated at (52) to the device number where " 0 " is stored are processed as dissociated bits.
(4) Do not overlap the device range for data to be dissociated(①) to end range of (S1) with the device range which stores the dissociated data (D) to end range of (D). If overlapped, the correct operation result may not be obtained.
(5) Do not specify the same device number for (51), (32), and (D). If the same device is specified for (31), (32), and (D), the operation does not work correctly.

## NUNI

(1) Links individual bits of data stored into the area starting from the device number designated by (S1) in the number of bits specified by (S2), and stores them following the device number designated by (D).

| Designation of the number of linked bits |  |  |
| :---: | :---: | :---: |
| (52) | 6 |  |
| (52) +1 | 8 |  |
| (52) +2 | 6 |  |
| (52) +3 | 4 |  |
| (52) +4 | 8 |  |
| (52) +5 | 10 |  |
| (52) +6 | 3 |  |
| (52) +7 | 0 | Designation of the end of setting |


(2) The number of bits to be linked as designated by (®2) can be within a range of from 1 to 16.
(3) Processing will be performed on the number of bits to be linked from the device number designated by (s2) to the device number storing " 0 ".
(4) Do not overlap the device range for data to be linked(①) to end range of (51) ) with the device range which stores the linked data (D) to end range of (D). If overlapped, the correct operation result may not be obtained.
(5) Do not overlap the device numbers to be designated at (31), (32) and (D). If overlapped, correct operation is not possible.

## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of bits to be dissociated or linked as specified by (s2), or the device use range specified by (51) or (D) exceeds the final device number of their respective devices.
(Error code: 4101)
- The number of bits for dissociation or linking specified by (s2) has not been set within the range of from 1 to 16 bits.
(Error code: 4100)


## Program Example

(1) The following program dissociates data of 4,3 , and 6 bits respectively from the lower bits of D0, and stores them from D10 to D12.

## [Ladder Mode]


[List Mode]

[Operation]

(2) The following program links the lower 4 bits of data from D10, the lower 3 bits of data from D11, and the lower 6 bits of data from D12, and stores at D0.
[Ladder Mode]

[List Mode]

[Operation]


### 7.5.9 Data dissociation and linking in byte units (WTOB(P),BTOW(P))


(S) : Head number of the devices where data to be dissociated/linked in byte units is stored (BIN 16 bits)
(D) : Head number of the devices where the result of dissociated/linking in byte units will be stored (BIN 16 bits) n : Number of byte data to be dissociated/linked (BIN 16 bits)


## $\mathcal{Y}$ Function

## WTOB

(1) Dissociates n-bytes of the 16-bit data stored into the area starting from the device number designated by (s), and stores them following the device designated by (D).

| $\begin{aligned} & \text { (S) } \\ & \text { (S) }+1 \end{aligned}$ | b15---------------b8b7-----------------b0 |  | b15---------------b8 b7-----------------b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Upper byte | Lower byte | OOH | Data of lower byte |  |
|  | Upper byte | Lower byte | OOH | Data of upper byte |  |
|  |  |  | OOH | Data of lower byte |  |
| (S) $+\left(\frac{n}{2}-1\right)^{*}$ | Upper byte | Lower byte | OOH | Data of upper byte | n bytes |
|  | ractions tha point are roun | decimal | OOH | Data of lower byte |  |
|  |  |  | OOH | Data of upper byte |  |

For example, if $n=5$, data through the lower 8 bits of (S) to (S +2 ) would be stored from (© to (D) +4 ).

(2) Setting the number of bytes with $n$ automatically determines the range of the 16-bit data designated by © and the range of the devices to store the byte data designated by (D).
(3) No processing will be conducted when the number of bytes designated by n is " 0 ".
(4) The " 00 H " code will automatically be stored at the upper 8 bits of the byte storage device designated by (D).

(5) Even though the range of the device with the data to be devided (©s to © $+\left(\frac{n}{2}-1\right)$ ) is the same as the range of the device with the devided data (©) to © $+(n-1)$ ), the instruction operates correctly.

## BTOW

(1) Links the lower 8 bits of the 16-bit data in n words stored in the area starting from the device designated by (s) in 1-word units and stores it into the area starting from the device designated by (D). The upper 8 bits of $n$-word data stored in the area starting from the device designated by (s) will be ignored. Further, if $n$ is an odd number, 0 is stored at the upper 8 bits of the device where the nth byte data is stored.


| Data of the 2nd byte | Data of the 1st byte |
| :---: | :---: |
| Data of the 4th byte | Data of the 3rd byte |
|  |  |
| Data of the nth byte | Data of the ( $\mathrm{n}-1$ ) byte |

For example, if $n=5$, the lower 8 bits of data from (S) to (S +4 ) are linked and stored at (D) to (D +2 ).

(2) Setting the number of bytes with $n$ automatically determines the range of the byte data designated by © and the range of the devices to store the linked data designated by (D).
(3) No processing will be conducted when the number of bytes designated by n is " 0 ".
(4) The upper 8 bits of the byte storage device designated by © are ignored, and the lower 8 bits are used.
(5) Linking is correctly processed even when the device range (ⓢ to (s) $+(\mathrm{n}-1)$ ) where the data to be linked is stored overlaps with the device range (D) to (D) $\left.+\left(\frac{n}{2}-1\right)\right)$ where the linked data will be stored.

For example, the following will take place in a case where the lower 8 bits of D11 to D16 are to be stored at D12 to D14:

| D11 | 00H | 31H |  | D11 | 00H | 31н |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D12 | 00H | 32 ${ }^{\text {}}$ |  | $\rightarrow$ D12 | 32H | 31H |
| D13 | 00\% | 33 ${ }^{\text {}}$ |  | $\rightarrow$ D13 | 34 | 33 H |
| D14 | 00\% | 34 |  | $\rightarrow$ D14 | 36 | 35 H |
| D15 | 00H | 35 |  | D15 | 00H | 35H |
| D16 | 00\% | 36 |  | D16 | 00H | 36 H |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range of the number of bytes designated by n following the device number designated by (s) exceeds the relevant device range.
(Error code: 4101)
- The range of the number of bytes designated by $n$ following the device number designated by (D) exceeds the relevant device range.
(Error code: 4101)


## Program Example

(1) The following program dissociates the data at D10 to D12 in byte units and stores it at D20 to D25 when X0 is turned ON.
[Ladder Mode] [List Mode]

[Operation]

(2) The following program links the lower 8 bits of data from D20 through D25 and stores the result at D10 to D12 when X0 is turned ON. [Ladder Mode]
[List Mode]

[Operation]


### 7.5.10 Maximum value search for 16 - and 32 -bit data (MAX(P),DMAX(P))


(S) : Head number of the devices where a maximum value is searched (BIN 16/32 bits)
(D) : Head number of the devices where the maximum value search result will be stored (BIN 16/32 bits) n : Number of data blocks to be searched (BIN 16 bits)


## $\xi$ Function

## MAX

(1) Searches in the $n$ points of 16-bit BIN data, from the device designated by © , for the maximum value and stores the searched maximum value at the device designated by (D). Starts the search from the device designated by © and stores the location, specified in the number of points counted from (S), of the device where the maximum value is found first at (D) +1 and stores the number of the found minimum values at (D) +2 .
(S)
(S) +1
(S) +2
(S) $+(n-2)$
(S) $+(n-1)$

| $1234(\mathrm{BIN})$ |
| :---: |
| 5678 (BIN) |
| 5678 (BIN) |
| $-5214(\mathrm{BIN})$ |
| $5555(\mathrm{BIN})$ |



Maximum value Location Quantity

## DMAX

(1) Searches in the n points of 32 -bit BIN data, from the device designated by © , for the maximum value and stores the searched maximum value at the device designated by (D) and (D) +1 .
Starts the search from the device designated by (s) and stores the location, specified in the number of points counted from (S), of the device where the maximum value is found first at (D) +2 and stores the number of the found minimum values at (D) +3 .


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the © , or device exceeds the range of that device.
(Error code: 4101)
- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program subtracts, when X1C is turned ON, the data stored at D100 to D103 from the data stored at R0 to R3, and searches in the results of subtraction for the maximum value, then, stores it at D200 to D202.
[Ladder Mode]

[List Mode]

[Operation]


D0


Maximum value Location Quantity
(2) The following program searches for the maximum value from the32-bit data at D0 to D7, and stores it at D100 to D103 when X20 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

| D1, D0 | 3786213 (BIN) | $\begin{aligned} & \text { D101, D100 } \\ & \text { D102 } \\ & \text { D103 } \end{aligned}$ | 8744740 |
| :---: | :---: | :---: | :---: |
| D3, D2 | -3235 (BIN) |  | 3 |
| D5, D4 | 8744740 (BIN) |  | 1 |
| D7, D6 | 7141821 (BIN) |  |  |

### 7.5.11 Minimum value search for 16 - and 32 -bit data ( $\mathrm{MIN}(\mathrm{P}), \mathrm{DMIN}(\mathrm{P}))$

## Basic <br> High manct <br> Process Redundan <br> Universal

| Setting Data | Internal Devices |  | R, ZR | J...al |  | Uninal... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  | - |

## Function

## MIN

(1) Searches in the $n$ points of 16 -bit BIN data, from the device designated by © , for the minimum value and stores searched minimum value at the device designated by (D). Starts the search from the device designated by (s) and stores the location, specified in the number of points counted from (s), of the device where the minimum value is found first at (D) +1 and stores the number of the found minimum values at (D) +2 .


## DMIN

(1) Searches in the n points of 32 -bit BIN data, from the device designated by © , for the minimum value and stores searched minimum value at the devices designated by © and (D) +1 .

Starts the search from the device designated by (s) and stores the location, specified in the number of points counted from (s), of the device where the minimum value is found first at (D) +2 and stores the number of the found minimum values at (D) +3 .


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the device specified by © exceeds the range of the corresponding device.
(Error code: 4101)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## Program Example

(1) The following program adds, when X1C is turned ON, the data stored at D100 to D103 and the data stored at R0 to R3, and searches in the results of addition for the minimum value, then, stores it at D200 to D202.
[Ladder Mode]

## [List Mode]



| Instruction |  |  | Device |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LD | X1C |  |  |  |
| BK+P | D100 | R0 | D150 | D0 |
| MINP | D150 | D200 | D0 |  |
| END |  |  |  |  |

[Operation]

| b15-------- b0 |  | b15-------- b0 |  | b15-------- b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D100 | 5542 (BIN) | R0 | 5500 (BIN) | D150 | 11042 (BIN) |
| D101 | 5857 (BIN) | R1 | 4000 (BIN) | D151 | 9857 (BIN) |
| D102 | 4590 (BIN) | R2 | 4500 (BIN) | D152 | 9090 (BIN) |
| D103 | 4450 (BIN) | R3 | 6000 (BIN) | D153 | 10450 (BIN) |

$$
\text { D0 } 4
$$

|  | D200 | 9090 |
| :---: | :---: | :---: |
|  | D201 | 3 |
|  | D202 | 1 |

(2) The following program, when X 20 is turned ON , searches for the minimum value from the 32-bit data contained from D0 to D7, and stores it from D100 to D103. [Ladder Mode]
[List Mode]

[Operation]

| D1,D0 | 57020175 (BIN) |
| :---: | :---: |
| D3,D2 | 2070166 (BIN) |
| D5,D4 | 3596045 (BIN) |
| D7,D6 | -69386 (BIN) |


$\square$| D101,D100 |
| :--- |
| D102 |
| D103 | | -69386 |
| :---: |
| 4 |

### 7.5.12 BIN 16 and 32 bits data sort operations (SORT,DSORT)


(51) : Head device number in the table to be sorted (BIN 16/32 bits)
n : Number of data blocks to be sorted (BIN 16 bits)
(22) : Number of data blocks to be compared in one sort operation (BIN 16 bits)
(01) : Number of the bit device to be turned ON at the completion of the sort operation (bits)
(22) : Device reserved for the system (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ј.1.]: |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (22) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (1) | $\bigcirc$ | - |  | - |  |  |  |  | - |
| (2) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## SORT

(1) Sorts (rearranges data) BIN 16-bit data $n$ points from (51) in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:

- When SM703 is OFF: Ascending order sort
- When SM703 is ON : Descending order sort

(2) Several scans are required for sorts performed by the SORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by (52). (Decimal fractions are rounded up.)When the value of (82) is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
(3) The maximum number of executions until completion of the sort should be calculated according to the following equation:

The maximum number of executions until completion $=(n) \times(n-1) / 2$ [times executed]

## Example

When $n=10$, the number of executions is obtained as $10 \times(10-1) / 2=45$ [times executed]. If (S2) $=2$, then the number of scans until the completion of sort is calculated as $45 / 2=22.5 \rightarrow 23$ [scans].
(4) The device designated by (01) (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by (10) is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.
(5) The 2 points from the device designated by ( 2 ) are used by the system during the execution of the SORT instruction. These 2 points from the device designated by (©2) should therefore not be used by the user.
Changing these points may cause an error code to be returned (Error code: 4100).
(6) If the value of $n$ is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
(7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
(8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## DSORT

(1) Sorts (rearranges data) BIN 32-bit data $n$ points from (51) in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:

- When SM703 is OFF : Ascending order sort
- When SM703 is ON : Descending order sort

(2) Several scans are required for sorts performed by the DSORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by (52). (Decimal fractions are rounded up.)When the value of (S2) is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
(3) The maximum number of executions until completion of the sort should be calculated according to the following equation:

The maximum number of executions until completion $=(n) \times(n-1) / 2$ [times executed]

## Example

When $n=10$, the number of executions is obtained as $10 \times(10-1) / 2=45$ [times executed]. If $S 2=2$, then the number of scans until the completion of sort is calculated as $45 / 2=22.5 \rightarrow 23$ [scans].
(4) The device designated by (01) (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by (©1) is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.
(5) The 2 points from the device designated by (©2) are used by the system during the execution of a DSORT instruction. These 2 points from the device designated by (a) should therefore not be used by the user.
Changing these points may cause an error code to be returned (Error code: 4100).
(6) If the value of $n$ is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
(7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
(8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- For the $\operatorname{SORT}(P)$ instruction, the range for $n$ points starting from the device at (31) exceeds the corresponding device range.
(Error code: 4101)
- For the DSORT $(P)$ instruction, the range for $2 \times \mathrm{n}$ points starting from the device at (31) exceeds the corresponding device range.
(Error code: 4101)
- The device range of the $(\mathrm{n} / 2 \times \mathrm{n})$ points starting from the device designated by (51) overlaps with the device range of the 2 points starting from the device designated by (12).
(Error code: 4101)
- (52) is 0 or is a negative value.
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program sorts the BIN 16-bit data in 10 points from D0 in the ascending/ descending order when X10 is turned ON.

> [Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 1 | OUT | SM703 |
| 2 | $\stackrel{\text { LD }}{\text { SORT }}$ | X10 D0 |
| 9 | END | D0 K4 K1 MO |

[Operation]

(2) The following program sorts the BIN 32-bit data in 20 points from D0 in ascending/ descending order when X10 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]


### 7.5.13 Calculation of totals for 16-bit data (WSUM(P))


(S) : Head number of the devices where data to be summed are stored (BIN 16 bits)
(D) : Head number of the devices where the sum will be stored (BIN 32 bits)
n : Number of data blocks (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J\%! |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Adds all 16-bit BIN data for $n$ blocks from the device designated at © , and stores it in the device designated at (D).


## 0 Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the © , or device exceeds the range of that device.
(Error code: 4101)


## $\square$ Program Example

(1) The following program adds the 16-bit BIN data from D10 to D14, and stores it in D100 and D101 when X1C is turned ON.
[Ladder Mode] [List Mode]


## [Operation]

| D10 | $4500(\mathrm{BIN})$ |
| :--- | ---: |
| D11 | $2500(\mathrm{BIN})$ |
| D12 | $-3276(\mathrm{BIN})$ |
| D13 | $6780(\mathrm{BIN})$ |
| D14 | $4444(\mathrm{BIN})$ |
|  |  |

D101,D100 14948 (BIN)

### 7.5.14 Calculation of totals for 32-bit data (DWSUM(P))

rmance
ocess R
Redunda Universal

(S) : Head number of the devices where data to be summed are stored (BIN 32 bits)
(D) : Head number of the devices where the sum will be stored (BIN 64 bits)
n : Number of data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J\% |  | U..ag: | Zn | Constants <br> K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

(1) Adds all 32-bit BIN data stored in $n$ points of devices starting from the one designated by (), and stores the result to 4 points of devices (4 words) starting from the one designated by (D).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The n-bit range from the (s), or device exceeds the range of that device.
(Error code: 4101)
- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program adds the 32-bit BIN data at D100 to D107, and stores the result at D10 and D13 when X20 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

| D101,D100 | $11245600(\mathrm{BIN})$ |
| :--- | ---: |
| D103,D102 | $27543200(\mathrm{BIN})$ |
| D105,D104 | $558800(\mathrm{BIN})$ |
| D107,D106 | $-15675000(\mathrm{BIN})$ |

$\square \quad \mathrm{D} 13$ to $\mathrm{D} 10 \quad 23672600(\mathrm{BIN})$ D107,D106 -15675000 (BIN)

### 7.5.15 Calculation of averages for 16-bit or 32-bit data (MEAN(P),DMEAN(P))



- QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later.
- QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S) : Head number of the devices where the data to be averaged are stored (BIN16/32 bits)
(D) : Head number of the devices where the average will be stored (BIN 16/32 bits)
n : Number of data or number of the devices where the number of data are stored(Setting range: 1 to 32767 ) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J1. |  | U骨igat | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| ( $)$ | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| n | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## $\{$ Function

## MEAN(P)

(1) This instruction calculates the mean of 16-bit BIN data stored in n-point devices starting from the device specified by © , and then stores the result into the device specified by © .

(2) If the value calculated is not integer, this instruction will drop the number of decimal places.
(3) If the value specified by n is 0 , the instruction will be not processed.

## DMEAN(P)

(1) This instruction calculates the mean of 32-bit BIN data stored in n-point devices starting from the device specified by © , and then stores the result into the device specified by (D).

(2) If the value calculated is not integer, this instruction will drop the number of decimal places.
(3) If the value specified by n is 0 , the instruction will be not processed.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The value specified by n is other than 0 to 32767 .
(Error code: 4100)
- The range of the n-point devices starting from the device specified by © exceeds the range of the devices specified by (D).
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program stores the average value of 16-bit data stored from D0 to D2 into D10, when M0 is turned on.
[Ladder Mode] [List Mode]

[Operation]

| D 0 | 105 | $(\mathrm{BIN})$ |
| :--- | ---: | ---: |
| D 1 | 555 | $(\mathrm{BIN})$ |
| D 2 | $\square$ | 990 |

(2) The following program stores the average value of 32-bit data stored from D0 to D5 into D10 and D11, when M0 is turned on.
[Ladder Mode] [List Mode]

[Operation]


### 7.6 Structure creation instructions

### 7.6.1 FOR to NEXT instruction loop (FOR,NEXT)

## Basic


n : Number of repetitions of FOR to NEXT loop (1 to 32767) (BIN 16 bits)

(1) When the processing in the FOR to NEXT loop is executed n-times without conditions, the step following the NEXT instruction will be executed.
(2) The value of $n$ can be designated at between 1 and 32767 . If it is designated from -32768 to 0 , the processing which is executed when $\mathrm{n}=1$ will be performed.
(3) If you do not desire to execute the processing called for within the FOR to NEXT loop, use
the CJ or SCJ instruction to jump.
(4) FOR instructions can be nested up to 16 deep.


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- An END, FEND or GOEND instruction was executed before the execution of a NEXT instruction and after the execution of a FOR instruction.
- A NEXT instruction is executed prior to the execution of a FOR instruction.
(Error code: 4201)
- A STOP instruction has been inserted within the FOR to NEXT loop.
(Error code: 4200)
- The 17th FOR instruction is executed when FOR instructions have been nested.
(Error code: 4202)


## $\triangle$ Program Example

(1) The following program executes the FOR to NEXT loop when X8 is OFF, and does not execute it when X 8 is ON .
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | X8 |  |
| 1 | CJ | P8 |  |
| 3 | LDI | MO |  |
| 4 | MOV | KO | Z3 |
| 7 | FOR | K4 |  |
| 9 | LDI | MO |  |
| 10 | MOV | Z3 | D0Z3 |
| 13 | INC | Z3 |  |
| 15 | NEXT |  |  |
| 16 | P8 |  |  |
| 17 | LD | XOA |  |
| 18 | OUT | Y33 |  |
| 19 | END |  |  |

1. To force an end to the repetitious execution of the FOR to NEXT loop during the execution of the loop, insert a BREAK instruction. See 7.6.2 for details concerning the use of the BREAK instruction.
2. Use the EGP/EGF instruction to perform the pulse operation of an index-modified program between the FOR and NEXT instructions. Refer to 5.2.5 for details of the EGP/EGF instruction. The program samples are shown below:

3. Branching into a FOR to NEXT loop using a JMP or other branch instruction from the outside of the FOR to NEXT loop is not possible.

### 7.6.2 Forced end of FOR to NEXT instruction loop (BREAK(P))



| Setting | Inter | vices | R, ZR | Jalat |  | U | Zn | Constants | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| Pn | - |  |  |  |  |  |  | - | $\bigcirc$ |

## Function

(1) Forces an end to a FOR to NEXT instruction loop and shifts the operation to the pointer specified by Pn. Only a pointer within the same program file can be assigned to Pn. If a pointer of the other program file is used, an operation error will be returned.


If the BREAK instruction is not executed, program returns to the FOR instruction as many times as the number specified with the FOR instruction.
(2) The remaining number of the FOR to NEXT instruction loop times is stored at (D). Note that the remaining number includes the operation when the BREAK instruction is executed.
(3) The BREAK instruction can be used only during the execution of a FOR to NEXT instruction loop.
(4) The BREAK instruction can be used only when there is only one level of nesting. When an end is forced to the multiple nesting levels, execute the same number of BREAK instructions for the nesting levels.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The BREAK instruction is used in a case other than with the FOR to NEXT instruction loop.
(Error code: 4203)
- The jump destination for the pointer designated by Pn does not exist.
- The pointer of another program file is designated for Pn.
(Error code: 4210)


## $\triangle$ Program Example

(1) The following program forces the FOR to NEXT loop to end when the value of DO reaches 30 (when the FOR to NEXT loop has been executed 30 times).
[Ladder Mode]

[List Mode]


## Remark

The value 71 is stored at D1 when the BREAK instruction is executed.

### 7.6.3 Subroutine program calls (CALL(P))



Pn : Head pointer number of a subroutine program (Device name)
(51) to (55) : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%lal |  |  | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| Pn | - | - |  | - |  |  |  |  | $\bigcirc$ |
| (51) to (55) | O (Other than F) | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## $\{$ Function

(1) When the CALL ( P ) instruction is executed, executes the subroutine program of the program specified by Pn.
[The CALL (P) instruction can execute subroutine programs specified by a pointer within the same program file and subroutine programs specified by a common pointer.

(2) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (51) to (55) corresponding to the function device. The contents to the devices specified by (51) to (55) are as indicated below.

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :---: | :---: | :---: |
| - FX | Bit device | 1 point |  |
| - FY | When bit designation is made for word device | 1 bit |  |
| - FD | When digit designation of a bit device is used *1 | 4 words | The data size varies depending on the instruction to be used. |
|  | Word device | 4 words |  |

*1: An error will not occur even when the device number specified by (51) to (55) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]


P0 MO DO D30]$\rightarrow$ Occupies from D30 to D33 (Transfer to FD2).
$\rightarrow$ Occupies from D0 to D3 (Transfer to FD1).
Occupies M0 (Transfer to FX0).
(3) (51) to (55) can be used with the CALL (P) instruction.
(4) The number of function devices to be used by a subroutine program must be identical to the number of arguments in the CALL $(P)$ instruction.
Also, the types of the function device and CALL $(P)$ argument used should be identical.
(5) Device numbers specified by the CALL ( $P$ ) instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
(6) The device used in the argument of the CALL (P) instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)
(7) When the device, either timer or counter, is used in the argument of the CALL(P) instruction, only the current value is transmitted/received.

## Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.
[Program example]

[Operation performed after subroutine program execution]


## Correct operation example

The following example shows the operation performed when D0 is specified for FDO in the subroutine program and D4 is used in the subroutine program.
[Program example]

[Operation performed after subroutine program execution]

*1: Stores the execution result of the subroutine program.
*2: Replaced by the value of the function device.
(8) Up to 16 nesting levels are possible with the $\operatorname{CALL}(P)$ instruction. However, this 16 levels is the total number of levels in the CALL(P), $\operatorname{FCALL}(\mathrm{P}), \operatorname{ECALL}(\mathrm{P}), \operatorname{EFCALL}(\mathrm{P})$, and XCALL instructions.

(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices which are turned ON during the execution of a subroutine program can be turned OFF by the execution of the FCALL $(\mathrm{P})$ instruction.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The device specified for the argument cannot be secured for the data size.
(Error code: 4101)
- Following the execution of the CALL (P) instruction, an END, FEND, GOEND, or STOP instruction is executed before the execution of the RET instruction.
(Error code: 4211)
- An RET instruction is executed prior to the execution of the CALL $(P)$ instruction.
(Error code: 4212)
- A 17th nesting level is executed.
(Error code: 4213)
- There is no subroutine program for the pointer specified in the CALL $(P)$ instruction.
(Error code: 4210)


## $\square$ Program Example

(1) The following program executes a subroutine program with argument when X 20 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 20$ |  |
| 5 | CALL | P0 | x0 |
| 5 | INC | D1 |  |
| 7 | FEND |  |  |
| 9 | LD | FXO |  |
| 10 | SET | FY1 |  |
| 11 | OUT | Y1 |  |
| 12 | RET |  |  |
| 13 | END |  |  |

### 7.6.4 Return from subroutine programs (RET)

RET


| Setting Data | Internal Devices |  | R, ZR | J:n |  | U...igat | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## $\sum$ Function

(1) Indicates end of subroutine program
(2) When the RET instruction is executed, returns to the step following the CALL (P), FCALL $(P)$, ECALL $(P)$, EFCALL $(P)$ or XCALL instruction which called the subroutine program.


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- Following the execution of the CALL(P), FCALL (P), ECALL (P), EFCALL (P) or XCALL instruction, an END, FEND, GOEND, or STOP instruction is executed before the execution of the RET instruction.
(Error code: 4211)
- An RET instruction is executed prior to the execution of the CALL (P), FCALL (P), ECALL $(P)$, EFCALL $(P)$ or XCALL instruction.
(Error code: 4212)


### 7.6.5 Subroutine program output OFF calls (FCALL(P))



| Pn : Head pointer number of a subroutine program (Device name) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (51) to (55) : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits) |  |  |  |  |  |  |  |  |  |
| Setting <br> Data | Internal Devices |  | R, ZR | 」ataly |  |  | Zn | Constants | Other P |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| Pn | - |  |  |  |  | - |  |  | $\bigcirc$ |
| (51) to (55) | (Other than F) |  |  |  |  | $\bigcirc$ |  |  | - |

## [3 Function

(1) When FCALL $(P)$ is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.
[The FCALL $(P)$ instruction can execute subroutine programs designated by a pointer within the same program file, and subroutine programs designated by common pointers.
(a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

| Main routine program | Subroutine program |  |
| :---: | :---: | :---: |
| FCALL Pn | RET | Non-execution processing is executed when the command for the FCALL $(P)$ instruction is turned from ON to OFF. |

(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

| OUT instruction |  | Forced OFF |
| :---: | :---: | :---: |
| SET instruction |  |  |
| RST instruction |  |  |
| SFT instruction | ...... | Maintains status |
| Basic instructions |  |  |
| Application instructions |  |  |
| PLS instruction |  | Processing identical to |
| Pulse generation | ..... | when condition contacts |
| instruction ( P ) |  | are OFF |
| Present value of low speed/high speed timers |  | 0 |
| Present value of retentive timer |  |  |
| Present value of counter | ...... | Preserves |

(2) The FCALL $(P)$ instruction is used in conjunction with the CALL $(P)$ instruction.
(3) If the FCALL $(P)$ instruction is used in conjunction with the $C A L L(P)$ instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including P instructions).
In case the FCALL $(P)$ instruction is not used in conjunction with the CALL $(P)$ instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.

(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (51) to (55) corresponding to the function device. The contents to the devices specified by (51) to (55) are as indicated below.

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \cdot F X \\ & \cdot F Y \end{aligned}$ | Bit device | 1 point |  |
|  | When Bit Designation has been Made for Word Device | 1 bit | - |
| - FD | When digit designation of a bit device is used*1 | 4 words | The upper 2 words of FD become 0 |
|  | Word device | 4 words | - |

*1: An error will not occur if the device number specified by (51) to (\$5) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]

(5) The FCALL (P) instruction can use from (51) to (55).
(6) Up to 16 nesting levels are possible with the $\operatorname{FCALL}(P)$ instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.


## $\bigcirc$ Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size.
(Error code: 4101)
- Following the execution of the CALL $(P)$ instruction, an END, FEND, GOEND, or STOP instruction is executed before the execution of the RET instruction.
(Error code: 4211)
- An RET instruction is executed prior to the execution of the FCALL $(P)$ instruction.
- A 17th nesting level is executed.
(Error code: 4213)
- The subroutine program of the pointer designated by the FCALL $(P)$ instruction does not exist.
(Error code: 4210)


## Program Example

(1) The following program executes a subroutine program with argument when X 20 is turned ON, and forces non-execution processing when X20 is turned from ON to OFF.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 20$ |  |
| 1 | CALL | P0 | MO |
| 4 | FCALL | P0 | M0 |
| 7 | FEND |  |  |
| 9 | LD | M10 |  |
| 10 | SET | FYO |  |
| 11 | OUT | Y1 |  |
| 12 | RET |  |  |
| 13 | END |  |  |

[Operation]


### 7.6.6 Subroutine calls between program files (ECALL(P))




## Function

(1) Executes the subroutine program of the pointer designated by Pn in the designated program file name when the ECALL $(P)$ instruction is executed. The ECALL $(P)$ instruction can be used to call a subroutine program that uses a local pointer from a different program file.

(2) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
(3) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)
(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with (S1) to (55). The contents of the devices specified by (51) to (55) are as indicated below.

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :--- | :---: | :---: |
| • FY | Bit device | 1 point |  |
|  | When Bit Designation has been Made for Word <br> Device | 1 bit |  |
| •FD | When digit designation of a bit device is used*1 | 4 words | The data size varies <br> depending on the |
|  | Word device | 4 words | destruction to be used. |

*1: An error will not occur even when the device number specified by (S1) to (55) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]

(5) From (51) to (55) can be used by the ECALL instruction.
(6) The device used in the argument of the ECALL instruction should not be used in a subroutine program.
If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)

## Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.
[Program example]
[MAIN】

[ABC]

[Operation performed after subroutine program execution]


## Correct operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.
[Program example]
[MAIN]

[ABC]

[Operation performed after subroutine program execution]

*1: Stores the execution result of the subroutine program.
*2: Replaced by the value of the function device.
(7) The numbers of the devices designated by the arguments in the ECALL(P) instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
(8) Up to 16 levels of nesting can be used with the ECALL(P) instruction. However, this 16 levels is the total number of levels in the $\operatorname{CALL}(\mathrm{P}), \operatorname{FCALL}(\mathrm{P}), \operatorname{ECALL}(\mathrm{P}), \operatorname{EFCALL}(\mathrm{P})$, and XCALL instructions.

(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices turned ON during the execution of a subroutine program can be turned OFF by the EFCALL(P) instruction.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size.
(Error code: 4101)
- Following the execution of the ECALL (P) instruction, an END, FEND, GOEND, or STOP instruction is executed before the execution of the RET instruction.
(Error code: 4211)
- An RET instruction is executed prior to the execution of the ECALL $(P)$ instruction.
(Error code: 4212)
- A 17th nesting level is executed.
(Error code: 4213)
- The subroutine program of the pointer designated by the ECALL(P) instruction does not exist.
(Error code: 4210)
- The designated file does not exist.
(Error code: 2410)
- The designated file cannot be executed.
(Error code: 2411)


## $\triangle$ Program Example

(1) The following program executes program block P0 of the program A-LINE when X 20 is turned ON.
[Ladder Mode]

## [MAIN]


[List Mode]


Step

| Instruction |  |
| :--- | :--- |
|  | Device |
| FEND |  |
| PO |  |
| LD | FX1 |
| MOV | FDO |
| REN |  |
| RND |  |
|  |  |

### 7.6.7 Subroutine output OFF calls between program files (EFCALL(P))



File name : Name of the program file to be called (character string)
Pn : Head pointer number of a subroutine program (Device name)
(51) to (55) : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)


## Function

(1) When the EFCALL $(P)$ instruction is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.
[The EFCALL (P) can also be used to call a subroutine program that uses a local pointer from a different program file.
(a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

| [File name: MAIN | [File name: ABC ] |  |
| :---: | :---: | :---: |
| Main routine program | brouti rogram |  |
| EFCALL "ABC" Pn | RET | Non-execution processing is executed when the command for the EFCALL(P) instruction is turned from ON to OFF. |

(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

| OUT instruction | ..... | Forced OFF |
| :---: | :---: | :---: |
| SET instruction |  |  |
| RST instruction |  |  |
| SFT instruction | ...... | Maintains status |
| Basic instructions |  |  |
| Application instructions |  |  |
| PLS instruction |  | Processing identical to |
| Pulse generation | ..... | when condition contacts |
| instruction (\% P) |  | are OFF |
| Present value of low speed/high speed timers |  | 0 |
| Present value of retentive timer |  | Preserves |
| Present value of counter | $\ldots$ | Preserves |

(2) The EFCALL $(P)$ instruction is used in combination with the ECALL $(P)$ instruction.
(3) If the $\operatorname{EFCALL}(P)$ instruction is used in conjunction with the ECALL $(P)$ instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including P instructions).
In case the EFCALL $(P)$ instruction is not used in conjunction with the $\operatorname{ECALL}(P)$ instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.


When EFCALL instruction is not used

(4) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
(5) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)
(6) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with (51) to (55).

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \cdot F X \\ & \cdot F Y \end{aligned}$ | Bit device | 1 point | - |
|  | When Bit Designation has been Made for Word Device | 1 bit |  |
| - FD | When digit designation of a bit device is used*1 | 4 words | The upper 2 words of FD become 0 |
|  | Word device | 4 words | - |

*1: An error will not occur even when the device number specified by (51) to (55) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]


Occupies from D30 to D33 (Transfer to FD2).
$\rightarrow$ Occupies from D0 to D3 (Transfer to FD1).
$\rightarrow$ Occupies M0 (Transfer to FXO).
(7) (51) to (55) can be used with the EFCALL (P) instruction.
(8) The number of function devices used by subroutine programs must be identical to the number of arguments used by the EFCALL $(P)$ instruction. Further, the function devices should be identical to the types of arguments used by the EFCALL $(P)$ instruction.
(9) Up to 16 levels of nesting can be used with the EFCALL (P) instruction. However, this 16 levels is the total number of levels in the $\operatorname{CALL}(P), \operatorname{FCALL}(P), \operatorname{ECALL}(P), \operatorname{EFCALL}(P)$, and XCALL instructions.


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size.
(Error code: 4101)
- Following the execution of the EFCALL (P) instruction, an END, FEND, GOEND, or STOP instruction is executed before the execution of the RET instruction.
(Error code: 4211)
- An RET instruction is executed prior to the execution of the EFCALL $(P)$ instruction.
(Error code: 4212)
- A 17th nesting level is executed.
(Error code: 4213)
- The subroutine program of the pointer designated by the EFCALL ( $P$ ) instruction does not exist.
(Error code: 4210)
- The designated file does not exist.
(Error code: 4210)
- The designated file cannot be executed.
(Error code: 2411)


## $\boxed{P r o g r a m}$ Example

(1) The following program executes a subroutine program with argument when XO is ON , and forces non-execution processing when X20 is turned from ON to OFF.
[Ladder Mode]
$\left.\begin{array}{lllllll} & {[E C A L L} \\ & \text { "A-LINE" PO } & \text { DO } & X 0 & 1\end{array}\right]$
[List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | \20 |  |  |
| 1 | ECALL | "A-LINE" PO | D0 | X0 $\times 0$ |
| 17 |  |  | D | - |

### 7.6.8 Subroutine program call (XCALL)



Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.

XCALL


Pn : Head pointer number of a subroutine program (Device name)
(51) to (55) : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

| SettingData | Internal Devices |  | R, ZR | J\%...al |  | U...ig: | Zn | Constants K, H | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| P | - | - |  | - |  |  |  |  | $\bigcirc$ |
| (51) to (55) | $\begin{aligned} & \text { O(Other } \\ & \text { than F) } \\ & \hline \end{aligned}$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

(1) XCALL instruction executes the subroutine program and performs non-execution processing of the subroutine program.
(a) Execution of subroutine program

Executes each coil instruction according to ON/OFF status of the condition contacts.
(b) Non-execution of subroutine program

Performs the same processing for each coil instruction as when the condition contacts are OFF status. The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

OUT instruction
...... Forced OFF
SET instruction
RST instruction
SFT instruction
...... Maintains status
Basic instructions
Application instructions
PLS instruction
Pulse generation
instruction (aP)


Processing identical to

Present value of low speed/high speed timers
...... when condition contacts are OFF
$\qquad$
Present value of retentive timer
Present value of counter


0
$\square$
...... Preserves
(2) Operation of XCALL instruction varies according to the CPU module type. The following program example shows the operation of XCALL instruction for each CPU module.
[Program example]

[ON/OFF timing of XO ]

*2: Time during X0 is $\mathrm{ON}(2)$ ) does not include the time when turning XO ON (1)).

| Component | Operation of XCALL instruction |
| :---: | :---: |
| - Process CPU (serial No. of first 5 digits : 07031 or earlier) <br> - High performance model QCPU (serial No. of first 5 digits: 06081 or earlier.) | 1) When $X 0$ is turned $O N$ : Without process (Do not execute subroutine program of "P1".) <br> 2) During $X 0$ is ON: Execute subroutine program of "P1". <br> 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |
| - High performance model QCPU (serial No. of first 5 digits: 06082 or later.) <br> - Process CPU (serial No. of first 5 digits : 07032 or later) | 1) Using SM734 (XCALL instruction executing condition designation) to select operation when X0 is turned ON. <br> - When SM734 is OFF: Without process (Do not execute subroutine program of "P1".) <br> - When SM734 is ON: Execute subroutine program of "P1". <br> 2) During $X 0$ is ON: Execute subroutine program of "P1". <br> 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |
| - Redundant CPU <br> - Basic model QCPU <br> - Universal model QCPU | 1) When $X 0$ is turned $O N$ : Execute subroutine program of "P1". <br> 2) During $X 0$ is $O N$ : Execute subroutine program of "P1". <br> 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |

(3) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (51) to (55) corresponding to the function device. The contents to the devices specified by (31) to (55) are as indicated below.

Po

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \cdot F X \\ & \cdot F Y \end{aligned}$ | Bit device | 1 point |  |
|  | When Bit Designation has been Made for Word Device | 1 bit | - |
| - FD | When digit designation of a bit device is used*3 | 4 words | The data size varies depending on the instruction to be used. |
|  | Word device | 4 words |  |

*3: An error will not occur even when the device number specified by (S1) to \$5) is not a multiple of 16 at the digit specification of the bit device.
[Main routine program]

(4) (51) to (55) can be used by the XCALL instruction.
(5) The number of function devices used by a subroutine program must be identical to the number of arguments in the XCALL instruction. Also, the function device and the type of XCALL argument should be identical.
(6) Device numbers specified in the argument of the XCALL instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
(7) Up to 16 nesting levels can be used with the XCALL instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.

(8) The device used for the argument of the XCALL instruction must not be used in a subroutine program.
If used, it will not be possible to perform correct calculations.
(Refer to the following program example.)
The processing to be executed when D1 is used in a subroutine program with D0 designated for FDO in a subroutine program is shown below.
[Program example]

[Operation performed after subroutine program execution]

*1: Stores the execution result of the subroutine program.
*2: Replaced by the value of the function device. D1 does not reflect the operation result in the subroutine program.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The device specified for the argument cannot be secured for the data size.
(Error code: 4101)
- Following the execution of the $\operatorname{XCALL}(\mathrm{P})$ instruction, the END, FEND, GOEND or STOP instruction is executed before the execution of the RET instruction.
(Error code: 4211)
- The RET instruction is executed prior to the execution of the $\operatorname{XCALL}(\mathrm{P})$ instruction.
(Error code: 4212)
- A 17th nesting level is executed.
(Error code: 4213)
- There is no subroutine program for the pointer specified in the XCALL(P) instruction.
(Error code: 4210)


## $\triangle$ Program Example

(1) The following program executes a subroutine program with argument when X 20 is turned ON.
[Ladder Mode]

[List Mode]


### 7.6.9 Refresh instruction (COM)

Refer to Section 7.6.10 for the COM instruction of the following CPU modules.

- Basic model QCPU of serial No. 04122 or later
- High Performance model QCPU of serial No. 04012 or later
- Process CPU of serial No. 07032 or later
- Redundant CPU
- Universal model QCPU

(1) Use the COM instruction when:
(a) It is desired to increase the speed of transmission/reception processing to/from the remote I/O stations.
(b) It is desired to ensure reliable data transmission/reception with other stations that use different scan times during the execution of the data link.
(2) The processing of the COM instruction differs depending on whether the special relay SM775 is ON or OFF.
- When SM775 is OFF: Performs auto refresh and communication with a peripheral device *1 *2
- When SM775 is ON: Performs communication with peripheral device only *1
*1: The following processing is performed in communication with peripheral device:
- Monitor processing of other stations
- Read processing by the serial communications module of the buffer memory of another intelligent function module
*2: The auto refresh includes the following processing:
- Refresh of MELSECNET/10H
- CC-Link refresh
- Auto refresh of intelligent function modules.
(3) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs the same operation as ordinary data processing as well as auto refresh of intelligent function modules (including link refreshes) at the END processing. However, the low speed cyclic refresh of MELSECNET/10 or MELSECNET/H is not performed.

(4) The COM instruction can be used in a sequence program any number of times. However, note that the scan time of the sequence program will be lengthened by the time taken for communication with peripheral device and the auto refresh (including the link refresh) of the intelligent function modules.
(5) Data communications using the COM instruction
(a) Example of data communications when COM instruction is not used

(b) Example of data communications when COM instruction has been used


1) When the COM instruction is used at the host station, it is possible to increase the number of data communication repetitions with the remote I/O station unconditionally, as shown in (b) above, and thus to speed up data communications.
2) In cases where the remote station scan time is longer than the scan time of the host station, the COM instruction used at the remote station side can avoid the occurrence of timing failure in which the data cannot be fetched, as shown in (a).
3) When the COM instruction has been used at the other station, a link refresh will be performed each time that station receives a command from the host station.

$$
\left.\begin{array}{l}
\text { Step } 0 \\
\sim \text { COM instruction } \\
\text { COM instruction } \sim \text { COM instruction } \\
\text { COM instruction } \sim \text { END instruction }
\end{array}\right) \begin{aligned}
& \text { Link refresh can be performed } \\
& \text { once in each of these intervals. }
\end{aligned}
$$

(6) If the scan time from the linked station is longer than the sequence program scan time at the host station, designating the COM instruction at the host station will not increase the speed of data communications.


## XPOINT

The programs in which the COM instruction cannot be used are shown below:

- Low-speed execution type programs
- Interrupt programs
- Fixed scan execution type programs


## O Operation Error

(1) There are no operation errors associated with the COM instruction.

### 7.6.10 Select Refresh Instruction (COM)

Refer to Section 7.6.9. for the COM instruction of the following CPU modules.

- Basic model QCPU of serial No. 04121 or lower
- High Performance model QCPU of serial No. 04011 or lower
- Process CPU of serial No. 07031 or lower


The first 5 digits of the serial No. are "04122" or higher. The first 5 digits of the serial No. are "04012" or higher. The first 5 digits of the serial No. are "07032" or higher.


## Function

(1) When the COM instruction is executed, the following refresh operations can be performed.

- I/O refresh
- CC-Link refresh
- CC-Link IE controller network refresh
- MELSECNET/H refresh
- Auto refresh of intelligent function modules
- Auto refresh using QCPU standard area of multiple CPU system
- Reading input/output data of all modules other than the multiple CPU system group
- Auto refresh using the multiple CPU high speed transmission area of multiple CPU system
- Communication with peripheral device


## Remark

The following processing is performed in communication with peripheral device.

- Monitor processing of other station
- Read of another intelligent function module buffer memory by the serial communication module
(2) Turning OFF SM775 refreshes all refresh items except I/O refresh.
(3) When selecting refresh items
(a) Select refresh items by SD778, and set SM775 to ON.

The following table shows the refresh items that can be designated by turning SM775 ON/OFF and with SD778.

| Refresh Item | When SM775 is OFF | When SM775 is ON |
| :---: | :---: | :---: |
| I/O refresh | Not executed | Whether to be executed or not can be selected. |
| CC-Link refresh | Executed |  |
| CC-Link IE controller network refresh |  |  |
| MELSECNET/H refresh |  |  |
| Auto refresh of intelligent function modules |  |  |
| Auto refresh using QCPU standard area of multiple CPU system |  |  |
| Reading input/output data of all modules other than the multiple CPU system group |  |  |
| Auto refresh using the multiple CPU high speed transmission area of multiple CPU system |  |  |
| Communication with peripheral device |  |  |

(b) Select refresh items using b0 to b5 and b15 of SD778.

Whether to execute each bit of SD778 or not can be designated as shown below:

| Bit of SD778 | Executed | Not Executed |
| :--- | :---: | :---: |
| b0 to b5 | 1 | 0 |
| b15 | 0 | 1 |



I/O refresh CC-Link refresh
CC-Link IE controller network, MELSECNET/H refresh Auto refresh of intelligent function module Auto refresh using QCPU standard area of multiple CPU system Reading inputs/outputs from the outside of the multiple CPU system group Auto refresh using the multiple CPU high speed transmission area of multiple CPU system Communication with peripheral devices

## Example

To make only the send/receive processing with the remote I/O station faster, designate MELSECNET/H refresh only.
(Set only b2 and b15 of SD778 to 1 (SD778: 8004н).)

## XPOINT

Refresh between the multiple CPUs by the COM instruction is performed under the following condition.

- Receiving operation from other CPUs: When b4 of SD778 (auto refresh in the CPU shared memory) is 1 .
- Sending operation from host CPU
: When b15 of SD778 (communication with peripheral device is executed/not executed) is 0
(4) Upon the execution of the COM instruction, the CPU module suspends the processing of the sequence program, and refreshes the designated refresh item.

(5) The COM instruction can be used in a sequence program any number of times.

However, note that the sequence program scan time will be lengthened by the time taken for refresh time of the communication with peripheral devices and refresh item that are selected in SD778.
(6) Only with the Universal model QCPU, interruption is enabled during the execution of the COM instruction. However, note that the data can be separated if the refresh data is used by an interrupt program etc.
(7) With the Built-in Ethernet port QCPU, service processing time may be increased if the processing was executed by the COM instruction while the built-in Ethernet ports are in Ethernet connection.
(8) Refresh items for the COM instruction are indicated in the following table.

| CPU Module Type Name | Function Version | Serial No. | SM775 | Refresh Item |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Q00JCPU } \\ & \text { Q00CPU } \\ & \text { Q01CPU } \end{aligned}$ | A | "04021" or lower | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Communication with peripheral device only. |
|  | B | "04122" or higher | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Refreshes the refresh items selected by SD778. |
| Q02CPU <br> Q02HCPU <br> Q06HCPU <br> Q12HCPU <br> Q25HCPU | A | - | ON/OFF | Refreshes all of the refresh items. |
|  | B | "04011" or lower | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Communication with peripheral device only. |
|  |  | "04012" or <br> higher | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Refreshes the refresh items selected by SD778. |
| Q02PHCPU |  |  | OFF | Refreshes all of the refresh items. |
| Q06PHCPU |  |  | ON | Refreshes the refresh items selected by SD778 |
| Q12PHCPU <br> Q25PHCPU | C | "07031" or lower | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Communication with peripheral device only. |
|  |  | "07032" or higher | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Refreshes the refresh items selected by SD778. |
| Q12PRHCPU Q25PRHCPU | D | $ـ$ | OFF | Refreshes all of the refresh items. |
|  |  |  | ON | Refreshes the refresh items selected by SD778. |
| Q02UCPU <br> Q03UDCPU <br> Q04UDHCPU <br> Q06UDHCPU <br> Q03UDECPU <br> Q04UDEHCPU <br> Q06UDEHCPU <br> Q13UDEHCPU <br> Q26UDEHCPU | B |  | OFF | Refreshes the refresh items selected by SD778. |
|  |  | - | ON | Refreshes all of the refresh items. |

XPOINT

1. The COM instruction cannot be used in low speed execution type programs, fixed scan execution type programs or interrupt programs.
2. For the redundant CPU, there are restrictions on use of the COM instruction. Refer to the manual below for details.

- QnPRHCPU User's Manual (Redundant System)


### 7.6.11 Select Refresh Instruction (CCOM)

QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.


## Function

(1) When the $\operatorname{CCOM}(P)$ instruction is executed, the following refresh operations can be executed.

- I/O refresh
- CC-Link refresh
- CC-Link IE controller network refresh
- MELSECNET/H refresh
- Auto refresh of intelligent function modules
- Auto refresh using QCPU standard area of multiple CPU system
- Reading input or output data of all modules other than the multiple CPU system group
- Auto refresh using the multiple CPU high speed transmission area of multiple CPU system
- Communication with peripheral devices
(2) Turning off SM775 refreshes all refresh items except I/O refresh.
(3) When refresh items are selected
(a) Specify refresh items for SD778, and set SM775 to on.

The following table shows the refresh items that can be specified by turning SM775 on or off and in SD778.

| Refresh item | When SM775 is off | When SM775 is on |
| :---: | :---: | :---: |
| I/O refresh | Not executed | Whether to be executed or not can be selected. |
| CC-Link refresh | Executed |  |
| CC-Link IE controller network refresh |  |  |
| MELSECNET/H refresh |  |  |
| Auto refresh of intelligent function modules |  |  |
| Auto refresh using QCPU standard area of multiple CPU system |  |  |
| Reading input or output data of all modules other than the multiple CPU system group |  |  |
| Auto refresh using the multiple CPU high speed transmission area of multiple CPU system |  |  |
| Communication with peripheral devices |  |  |

(b) Select refresh items using b0 to b5 and b15 of SD778.

Whether to execute each bit of SD778 or not can be specified as shown below:

| Bit of SD778 | Executed | Not executed |
| :--- | :---: | :---: |
| b0 to b5 | 1 | 0 |
| b15 | 0 | 1 |



I/O refresh CC-Link refresh CC-Link IE controller network, MELSECNET/H refresh Auto refresh of intelligent function module Auto refresh using QCPU standard area of multiple CPU system Reading inputs/outputs from the outside of the multiple CPU system group Auto refresh using the multiple CPU high speed transmission area of multiple CPU system Communication with peripheral devices

## XPOINT

Refresh between the multiple CPUs by the $\operatorname{CCOM}(\mathrm{P})$ instruction is executed under the following condition.

- Receiving operation from other CPUs: When b4 of SD778 (auto refresh in the CPU shared memory) is 1.
- Sending operation from host CPU: When b15 of SD778 (communication with peripheral device) is 0 .
(4) On the execution of the CCOM $(P)$ instruction, the CPU module suspends the processing of the sequence program, and refreshes the specified refresh item.

(5) The $\operatorname{CCOM}(P)$ instruction can be used in a sequence program any number of times. However, note that the sequence program scan time will be lengthened by the time taken for refresh item that are specified in SD778.
(6) Interruption is enabled during the execution of the $\operatorname{CCOM}(P)$ instruction. However, note that the data can be separated if the refresh data is used for an interrupt program.
(7) The $\operatorname{CCOM}(P)$ instruction is not available for the fixed scan execution type program or interrupt program.
(8) With the Built-in Ethernet port QCPU, service processing time may be increased if the processing was executed by the CCOM instruction while the built-in Ethernet ports are in Ethernet connection.


## O Operation Error

(1) When the $\operatorname{CCOM}(P)$ instruction is executed in the $\mathrm{QnUD}(\mathrm{H}) \mathrm{CPU}$ whose serial number (first five digits) is "10101" or later, an error occurs.
(Error code: 4100)

## Program Example

(1) Turning on M0 enables the program to execute the select refresh, while turning off M0 disables the program to execute the select refresh.


### 7.6.12 Index modification of entire ladder (IX,IXEND)

## IX

IXEND

(S): Head number of the devices where index modification data is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...ilat |  | U | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  |  |  |

(1) Performs index modification on all devices in the ladder up to the IXEND instruction after the IX instruction, using the index modification value specified in the index modification table. Refer to 7.6.13 for how to configure an index modification table.
The configuration of the index modification table and the corresponding index register numbers are as shown below:

| (S)$\text { (S) }+1$ | Device name | Index register number |
| :---: | :---: | :---: |
|  | Modification value of timer ( T ) | Z0 |
|  | Modification value of counter <br> (C) | Z1 |
| (S) +2 | Modification value of input (X) | Z2 |
| (S) +3 | Modification value of output (Y) | Z3 |
| (S) +4 | Modification value of internal relay (M) | Z4 |
| (S) +5 | Modification value of latch relay (L) | Z5 |
| (S) +6 | Modification value of link relay (B) | Z6 |
| (S) +7 | Modification value of edge relay (V) | Z7 |


*1: When using a basic model QCPU, index registers with numbers from Z10 onward cannot be used.
(2) Index modification for device numbers is accomplished in the manner as below: By setting a modification value to each of the devices, the set modification values are added to the all device numbers of the devices used in the ladder between the IX and IXEND instructions. The program is executed using the index modified device numbers.


|  | Modification value |  |  |
| :---: | :---: | :---: | :---: |
| D100 | 8 | T | (Z0) |
| D101 | 5 | C | (Z1) |
| D102 | 2 | X | (Z2) |
| D103 | 10 | Y | (Z3) |
| D104 | 10 | M | (Z4) |
| D105 | 20 | L | (Z5) |
| D106 | 16 | B | (Z6) |
| D107 | 20 | V | (Z7) |
| D108 | 1 | D | (Z8) |

(3) Instructions such as the PLS, PLF, and andre instructions, which are executed once when input conditions have been established, cannot be index modified by using the IX to IXEND instruction loop. (4) In cases where adding the modification value causes the device number to exceed the device range, accurate processing will not be conducted.
(5) Do not execute the IX or IXEND instructions during online program changes of sequence
programs (write during RUN). Accurate processing will not be conducted if this happens.
(6) Modification values are preset for random word devices as BIN values, and the initial device number for which modification values have been set is designated by (S).
(7) Do not execute a scan execution type program and an interrupt program simultaneously Do not execute a scan execution type pr
between the IX and IXEND instructions.
(8) Whether the program will be expanded or a user needs to create the program is depending on your GPP function software package.
(a) When a user needs to create the program (When GX Developer is used)

The index register should be added to the index modification ladder established with the IX and IXEND instructions. *2

*2 : The value of Zn is returned to the previous Zn value before the execution of the IX instruction after the IXEND instruction has been executed.
(b) When the program is expanded (When SW $\square$-GPPQ is used)

The index modification ladder established with the IX and IXEND instructions will be transformed into a ladder using the index register $(\mathrm{Zn})$ during the program expansion. *3 Index modification cannot be conducted in a program between the IX and IXEND instructions.

*3 : The value of Zn is returned to the previous Zn value before the execution of the IX instruction after the IXEND instruction has been executed.

## XPOINT

1. When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish the interlock to avoid simultaneous execution. The interlock assumes the area between the IX and IXEND instructions in the normal sequence program as DI, disabling the interruption.
2. The IXDEV and IXSET instructions can be used to specify modification values. Refer to 7.6.13 for details.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The IX and IXEND instructions are not used together.
(Error code: 4231)
- An END, FEND, GOEND, or STOP instruction is executed prior to the execution of the IXEND instruction, but after the execution of the IX instruction.
(Error code: 4231)


## $\triangle$ Program Example

(1) The following program executes the same ladder 10 times, while changing device numbers.
[Ladder Mode]


## [List Mode]

| Sets modification value | Step | Instruction |  | Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | LD | SM400 |  |  |  |
|  | 1 | FMOV | KO | D100 | K9 |  |
|  | 5 | FOR | K10 |  |  |  |
|  | 7 | 1 D | D100 |  |  |  |
|  | 10 | OR | Y30Z3 |  |  |  |
|  | 11 | ANI | $\times 10 \mathrm{Z2}$ |  |  |  |
|  | 12 | OUT | Y30Z3 |  |  |  |
|  | 13 | SET | M024 |  |  |  |
| Ladder which executes index modification | 14 | + | D028 | D10Z8 |  |  |
|  | 17 | LD | T320 |  |  |  |
|  | 18 | AND | C4Z1 |  |  |  |
|  | 19 21 | MOV | K1 | D40Z8 |  |  |
|  | 22 | LD | SM400 |  |  |  |
|  | 23 28 | ${ }_{\text {BK+ }}^{\text {NEXT }}$ | D100 | K1 | D100 | K9 |
|  | 28 29 | NEXT |  |  |  |  |

[Operation]


## 7．6．13 Designation of modification values in index modification of entire ladders（IXDEV，IXSET）


（s）：Head number of the devices where index modification data is stored（pointer only）Poin（Pointer）
（D）：Head number of the devices where index modification data will be stored（except a pointer）（BIN 16 bits）

| Setting Data | Internal Devices |  | R，ZR | 小等： |  |  | Zn | Constants | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| （S） | － | － |  |  |  | － |  |  | $\bigcirc$ |
| （D） | － | $\bigcirc$ |  |  |  | － |  |  | － |

Function
（1）The IXDEV and IXSET instructions are used to configure an index modification table used in the IX and IXEND instructions．
（2）The device offset value designated at the offset designation area is set at the index modification table designated by（D）．
（3）The value 0 will be entered if no designation is made．
（4）Word devices are also indicated by contact（word device bit designation）．Data register 10 （D10）is designated with D10．0．
（Any value from 0 to $F$ can be used for the bit number．）
（5）Designation is made according to the method described below．＊1（The symbol is where the offset value will be．The notation XX indicates random selection．）


[^3](6) If two offsets for two identical types of device have been set in the offset designation area, the last value set will be valid.
(7) The IXDEV and IXSET instructions should be treated as a pair.
(8) Any value from 0 to 32767 is valid for $Z R$. (The offset value will be the remainder of the quotient of the designated device number divided by 32768.)
(9) The dummy contacts in the offset specifying part are valid for only LD and AND located within the range of the IXDEV-IXSET instructions. The IXDEV-IXSET instructions will not be executed if other instructions are described.

## Example


(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The IXDEV and IXSET instructions have not been used as a pair.
(Error code: 4231)


## $\triangle$ Program Example

(1) The following program changes the modification values for input $(X)$, output $(Y)$, data register (D) and pointer (P).
When using a basic model QCPU, the devices $R, U / G, J, Z R$ and $P$ cannot be used.
[Ladder Mode]
[List Mode]

*4: Refer to 7.6.12 for index modification using the IX to IXEND instructions.

### 7.7 Data Table Operation Instructions

### 7.7.1 Writing data to the data table (FIFW(P))

## Basic


(S) : Data to be written into the table or the number of the device where the data is stored (BIN 16 bits)
(D) : Head number of the table (BIN 16 bits)

| $\begin{aligned} & \text { Setting } \\ & \text { Data } \end{aligned}$ | Internal Devices |  | R, ZR | J.alin |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Stores the 16-bit data designated by © in the data table designated by (D).

The number of data blocks stored in the table is stored at (D), and the data designated by (S) is stored in sequence from (D) +1 .

(2) The first time the FIFW instruction is executed, any values in the designated by (D) device should be cleared.
(3) The number of data blocks to be written in the data table and the data table range should be controlled by the user.
[See Program Example (2)]

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data table range exceeds the relevant device range when the FIFW instruction is executed.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program stores the data at D0 to the data table following R0 when X 10 is turned ON.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Device |  |  |  |  |
|  |  |  |  | LD | X10 |  |
| 1 | FIFWP | D0 |  |  |  |  |
| 4 | RND |  |  |  |  |  |

## [Operation]


(2) The following program stores the data at X20 to X2F to data table of D38 to D44 table when X 1 B is turned ON , and, if there are more than 6 data blocks to be stored, turns Y60 ON and disables the FIFW instruction.
[Ladder Mode]
[List Mode]



| Instruction | Device |  |
| :--- | :--- | :---: |
| LD>= | D38 | K6 |
| OUT | $Y 60$ |  |
| LD | $11 B$ |  |
| ANI | Y60 |  |
| FIFWP | K4X2O | D38 |
| END |  |  |
|  |  |  |

[Operation]


### 7.7.2 Reading oldest data from tables (FIFR(P))


(S) : Head number of the devices where the data read from the table will be stored (BIN 16 bits)
(D) : Head number of the table (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...) |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - |  |

(1) Stores the oldest data (D) +1 ) input to the table designated by © at the device designated by (S).

After the execution of the FIFR instruction, the data in the table is all compressed up by one block.

(2) Users should attempt to avoid executing the FIFR instruction if the value stored at (D) is 0 . [See Program Example (1)]

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The FIFR instruction was executed when the value at (D) was 0 .
(Error code: 4100)
- The data table range exceeded the corresponding device range at execution of the FIFR instruction.
(Error code: 4101)


## $\square$ Program Example

(1) The following program stores the R1 data from the table R0 to R7 at D0 when X 10 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program stores the data at D0 in the data table D38 to D43, and, when the table stores 5 data, stores the data at D39 of the data table in R0, when X1C is turned ON.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| ynnn |  | Device |  |
| 1 | LD | X1F |  |
| 4 | FIFWP | D0 | D38 |
| 7 | FIFRP | D38 | K5 |
| 10 | END | R0 | D38 |
|  |  |  |  |
|  |  |  |  |

[Operation]


### 7.7.3 Reading newest data from data tables (FPOP(P))



| (S) : Head number of the devices where the data read from the table will be stored (BIN 16 bits) <br> (D) : Head number of the table (BIN 16 bits) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Setting | Internal Devices |  | R, ZR | J:. |  | U | Zn | Constants | Other |
| Data | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - |  |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - |  |

(1) Stores the newest data input to the table designated by (D) at the device designated by (S). After the execution of the FPOP instruction, the device storing the data read by the FPOP instruction is reset to 0 .

(2) Perform interlock to avoid executing the FPOP instruction when the value stored at (D) is 0 . [See Program Example (1)]

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The FPOP instruction was executed when the value of (D) was 0 .
(Error code: 4100)
- The data table range exceeded the corresponding device range at execution of the FPOP instruction.
(Error code: 4101)


## $\square$ Program Example

(1) The following program stores the data stored last in the data table R0 to R7 at D0 when X10 is turned ON.
[Ladder Mode] [List Mode]

[Operation]

(2) The following program stores the data at D0 in the data table D38 to D43 when X1C is turned ON, and when the number of data stores in the table reaches 5, turns X1D ON, and stores the data stored last in the data table to R0.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | X1C |  |
| 1 | FIFWP | D0 | D38 |
| 4 | LD | X1D |  |
| 5 | AND $=$ | D38 | K5 |
| 8 | FPOPP | RO | D38 |
| 11 | END |  |  |

[Operation]

|  |  | Data table |  | Data table |  | Data table |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D38 | 4 | D38 | 5 | D38 | 4 | Since the number of |
| 4 | D39 | 1234 | D39 | 1234 | D39 | 1234 | stored data block is 4 the |
|  | D40 | 55 | X1C:ON D40 | 55 | X1D:ON D40 | 55 | FIFWP instruction is |
| Data table | D41 | -1000 | $\square$ D41 | -1000 | $\longrightarrow \mathrm{D} 41$ | -1000 | executed when XIC turns ON |
|  | D42 | -123 | D42 | -123 | D42 | -123 |  |
| $\checkmark$ | D43 | 0 | D43 | 4444 | D43 | 0 |  |
|  | D44 | 0 | D44 | 0 | D44 | 0 |  |
|  | D45 | 0 | D45 | 0 | D45 | 0 |  |
|  |  |  | - |  |  |  |  |
|  | D0 | 4444 |  | utes the | $\begin{aligned} & P P \\ & 38=5 \end{aligned} \longrightarrow R 0$ | 4444 |  |

### 7.7.4 Deleting and inserting data from and in data tables (FDEL(P),FINS(P))


(S) : Head number of the devices where data to be inserted is stored (BIN 16 bits) Head number of the devices where the data to be deleted will be stored (BIN 16 bits)
(D) : Head number of the table (BIN 16 bits)
n : Location on the table where data is inserted/deleted (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J\% |  | U等: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## 3 Function

## FDEL

(1) Deletes the nth block of data from the data table designated by (D) and stores it at the device designated by (s).
After the execution of the FDEL instruction, the data in the table following the deleted block is compressed forward by one block.


## FINS

(1) Inserts the 16-bit data designated by © at the nth block of the data table designated by (D). After the execution of the FINS instruction, the data in the table following the inserted block is all dropped one position.

(S) $\qquad$
If $n=2$, data is inserted to (D) +2 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The Nth position from (D) is larger than the data storage number at the execution of the FDEL instruction.
(Error code: 4101)
- The Nth position from (D) is larger than the "data storage number +1 " at the execution of the FINS instruction.
(Error code: 4101)
- The value of n in the case of the FDEL, FINS instruction exceeds the device range of the table (D).
(Error code: 4101)
- The FDEL or FINS instruction was executed when $\mathrm{n}=0$.
(Error code: 4100)
- The FDEL instruction was executed when the value of (D) was 0 .
(Error code: 4100)
- The data table range exceeded the corresponding device range at execution of the FDEL or FINS instruction.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program deletes the second data from the table R0 to R7 and stores the deleted data at D0 when X10 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program inserts the data at D0 into the third position at the table R0 to R7 when X10 is turned ON.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X10 |  |  |
| 1 | FINSP | D0 | R0 | K3 |
| 5 | END |  |  |  |
|  |  |  |  |  |

[Operation]


### 7.8 Buffer memory access instruction

### 7.8.1 Reading 1-/2-word data from the intelligent function module (FROM(P),DFRO(P))


n1 : Head I/O number of an intelligent function module (BIN 16 bits)
n2 : Head address of data to be read (BIN 16 bits)
(D) : Head number of the devices where the read data will be stored (BIN 16/32 bits)
n3 : Number of data blocks to be read (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J? |  | U\%19:\% | Zn | Constants K, H | Other U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | $\bigcirc$ |
| n2 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ |  |  | - |  |  |  |  | - |
| n3 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |

## 3 Function

## FROM

(1) Reads the data in $n 3$ words from the buffer memory address designated by $n 2$ of the intelligent function module designated by n 1 , and stores the data into the area starting from the device designated by (D).

Intelligent function module


## DFRO

(1) Reads the data in $(n 3 \times 2)$ words from the buffer memory address designated by $n 2$ of the the intelligent function module designated by n 1 , and stores the data into the area starting from the device designated by (D).


## ®POINT

Data read from intelligent function modules is also possible with the use of an intelligent function module device.
For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There has been no exchange of signals with an intelligent function module at the execution of the instruction.
(Error code: 1412)
- An error has been detected in an intelligent function module at the execution of the instruction.
(Error code: 1402)
- The I/O number designated by n 1 is not for the intelligent function module.
(Error code: 2110)
- The range of n 3 points $(2 \times \mathrm{n} 3$ points for DFRO) from the device designated by (D) exceeds the designated device range.
(Error code: 4101)
- The address designated by n 2 is outside the buffer memory range.
(Error code: 4101)


## $\square$ Program Example

(1) The following program reads the digital value of CH 1 of the A68AD mounted at $\mathrm{I} / \mathrm{O}$ numbers 040 to 05 F into D0 when X0 is turned ON. (Reads 1 word of data from address 10 of the buffer memory.)

> [Ladder Mode] [List Mode]

(2) The following program reads the X -axis present value of the AD71 mounted at the I/O numbers 040 to 05F into D0 and D1, when X0 is turned ON. (Reads data in 2 words from the address 602 and 603 of the buffer memory.)
[Ladder Mode]
[List Mode]


## Remark

1. The value of $n 1$ is specified by the upper 3 digits of hexadecimal 4-digit representation of the head I/O number of the slot in which an intelligent function module is mounted.

|  |  | $\begin{gathered} Q \\ X \\ 10 \end{gathered}$ | $\begin{gathered} Q \\ \text { Q } \\ 10 \end{gathered}$ | $\begin{gathered} Q \\ \text { Q } \\ 10 \end{gathered}$ | $\begin{gathered} Q \\ \text { Q } \\ 10 \end{gathered}$ | $\begin{gathered} \text { Q } \\ 68 \\ A \\ D \\ \mathrm{D} \end{gathered}$ | Q Y 41 $P$ | Q Y 10 | Q Y 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |

2. QCPU establishes the automatic interlock of the FROM/DFRO instructions.

### 7.8.2 Writing 1-/2-word data to intelligent function module (TO(P),DTO(P))


n 1 : Head I/O number of an intelligent function module (BIN 16 bits)
n2 : Head address of the area where data is written (BIN 16 bits)
(S) : Data to be written or head number of the devices where the data to be written is stored (BIN 16/32 bits)
n3 : Number of data blocks to be written (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J\%alial |  | U...ig:...! | Zn | Constants K, H | Other U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ |
| n2 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (s) | $\bigcirc$ |  |  | - |  |  |  | $\bigcirc$ | - |
| n3 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

Function
TO
Writes the data stored in n3 points starting from the device designated by (s) into the area starting from buffer memory address designated by n 2 of the intelligent function module designated by n 1 .


When a constant is designated to © , writes the same data (value designated to © ) to the area of n 3 points starting from the specified buffer memory. () can be designated in the following range: -32768 to 32767 or OH to FFFFH.)


## DTO

Writes the data stored in $n 3 \times 2$ points starting from the device designated by © into the area starting from buffer memory address designated by n 2 of the intelligent function module designated by n 1 .


When a constant is designated to ©s), writes the same data (value designated to (s) to the area of $\mathrm{n} 3 \times 2$ points starting from the specified buffer memory. (s) can be designated in the following range: -2147483648 to 2147483647 or 0 H to FFFFFFFFH.)


## ®POINT

Data write to intelligent function modules is also possible with the use of an intelligent function module device.
For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There has been no exchange of signals with an intelligent function module at the execution of the instruction.
(Error code: 1412)
- An error has been detected in an intelligent function module at the execution of the instruction.
- The I/O number designated by n 1 is not for the intelligent function module.
(Error code: 2110)
- The n3 points ( $2 \times n 3$ points for DTO) of the device designated by © exceed the designated device range.
(Error code: 4101)
- The address designated by n 2 is outside the buffer memory range.
(Error code: 4101)
- The address designated by n 2 is an odd numbered address. (AJ71QC24(N))
(Error code: 4100)


## $\boxed{5}$ Program Example

(1) The following program sets the CH 1 and CH 2 of the Q68ADV mounted at the I/O numbers 040 to 04F to the "A/D conversion" mode, when X0 is turned ON.
(Writes 3 into the buffer memory address 0 .)
[Ladder Mode]
[List Mode]


(2) The following program sets the X -axis current value of the AD71 mounted at I/O numbers 040 to 05 F to 0 when X0 is turned ON. (Writes 0 to addresses 41 , 42 of the buffer memory.) [Ladder Mode]
[List Mode]


Remark

1. The value of $n 1$ is specified by the upper 3 digits of hexadecimal 4-digit representation of the head I/O number of the slot in which an intelligent function module is mounted.

2. QCPU establishes the automatic interlock of the TO/DTO instructions.

### 7.9 Display instructions

### 7.9.1 Print ASCII code instruction (PR)


(S) : ASCII code or head number of the devices where the ASCII code is stored (character string)
(D) : Head number of the output module to which the ASCII code will be output (bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:...igat... | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\triangle^{* 1}$ |  | - |  |  | $\bigcirc$ | $\bigcirc$ | - |
| (D) | O (Only Y) | - |  | - |  |  | $\bigcirc$ | - | - |

*1: Local devices and the file registers set for individual programs cannot be used.

## Function

(1) Outputs ASCII code stored in the device specified by © or ASCII code stored in the area startings from the device number to an output module specified by (D).
The number of characters output differs according to the ON/OFF status of SM701 (number of output characters selection).
(a) If SM701 is ON, characters 8 points (16 characters) from the device designated by © will be the target of the operation.

Device where ASCII code is stored

(b) If SM701 is OFF, everything from the device designated by © to the 00 H code will be the target of the operation.

Device where ASCII code is stored

(2) The number of points used by the output module is 10 points from the Y address designated by (D).
(3) Output signals from the output module are transmitted at the rate of 30 ms per character. For this reason, the time required to the completion of the transmission of the designated number of characters ( n ) will be $30 \mathrm{~ms} \times \mathrm{n}(\mathrm{ms})$.
At 10 ms interrupt intervals, the PR instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.

(4) In addition to the ASCII code, the output module also outputs a strobe signal ( $10 \mathrm{~ms} \mathrm{ON}, 20$ ms OFF) from the (D) +8 device.
(5) Following the execution of the PR instruction, the PR instruction execution flag (© +9 device) remains ON until the completion of the transmission of the designated number of characters.
(6) The PR and PRC instructions can be used multiple times, but it is preferable to establish an interlock with the PR instruction execution flag (© +9 device) so that they will not be ON simultaneously.
(7) If the contents of the device in which ASCII codes are stored changes during the ASCII code output, the modified data after change will be output.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There is no 00 H code within the range of the device specified by © when SM701 is OFF.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program converts the string "ABCDEFGHIJKLMNOP" to ASCII code when X0 is turned ON and stores it from D0 to D7, and then outputs the ASCII code at D0 to D7 to Y14 to Y1D when X3 is turned ON.

## [Ladder Mode]


[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | $x_{0}$ |  |
| 8 | SMOV | "ABCDEFGH" | D |
| 8 | SMOV | "IJKLMNOP" |  |
| 15 | MOVP | K0 D8 |  |
| 17 | LD | ${ }^{3}$ |  |
| 18 | PR | D0 Y14 |  |
| 21 | END |  |  |

[Timing Chart]


### 7.9.2 Print comment instruction (PRC)



When High Performance model QCPU/Process CPU is used

(S) : Head number of the device which prints the comment (Device name)
(D) : Head number of the output module which outputs the comment (bits)

| Setting Data | Internal Devices |  | R, ZR |  |  | U:..\|c:... | Zn | Constants | $\begin{gathered} \text { Other } \\ \text { P, I, J, U, } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | - | - | $\bigcirc$ |
| ( ${ }^{\text {d }}$ | $\bigcirc$ (Only Y) | - |  | - |  |  | - | - | - |

(1) Outputs comment (ASCII code) at device designated by © to output module designated by (D).

The number of characters output differs according to the ON/OFF status of SM701.

- When SM701 is OFF: Comment is 32 characters
- When SM701 is ON : Comment is the upper 16 characters The number of points used by the output module is 10 points from the Y address designated by (D).


(2) Output signals from the output module are transmitted at the rate of 30 ms per character. For this reason, the time required to the completion of the transmission of the designated number of characters will be $30 \mathrm{~ms} \times \mathrm{n}(\mathrm{ms})$.
At 10 ms interrupt intervals, the PRC instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.

(3) In addition to the ASCII code, the output module also outputs a strobe signal (10 ms ON, 20 ms OFF) from the (D) +8 device.
(4) Following the execution of the PRC instruction, the PRC instruction execution flag (©) +9 device) remains ON until the completion of the transmission of the designated number of characters.
(5) The PRC instruction can be used multiple times, but it is preferable to establish an interlock with the PRC instruction execution flag (© +9 device) so that they will not be ON simultaneously.
(6) If no comments have been registered at the device designated by (s), processing will not be performed.
(7) When a comment is read, SM720 turns ON for one scan after the instruction is completed. SM721 turns ON during the execution of the instruction.
The PRC instruction cannot be executed while SM721 is ON. If the attempt is made, no processing is performed.


## XPOINT

1. For device comments used with the PRC instruction, use comment files stored in the memory card Standard Rom.
Comment files stored in the program memory cannot be used.
2. The comment file used by the PRC instruction is set at the "PLC File Setting" option in the PLC parameter dialog box.
If no comment file has been set for use by the PLC file setting, it will not be possible to output device comments with the PRC instruction.
3. Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may occur.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The PRC instruction is executed while a comment is written during RUN.
(Error code: 4100)


## Program Example

(1) Program which outputs the comment of Y 60 to Y 30 to Y 39 when X 0 is turned ON . [Ladder Mode]
[List Mode]


### 7.9.3 Error display and annunciator reset instruction (LEDR)



| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U".ing | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

Resets the self-diagnosis error display so that annunciator display or operation can be continued. With one execution of this instruction, either error display or annunciator is reset.
(1) Operation when self-diagnosis error is generated
(a) If the self-diagnosis error is one which allows continued operation.

If the self-diagnosis error being displayed is one that will allow continued operation of the CPU module, the "ERROR/ERR." LED or error indication is reset. It will be necessary to reset SM0, SM1, and SD0 at the user program, because they are not reset automatically.
Since the cause of the error displayed at this time has a higher priority over annunciator, no action for resetting the annunciator is taken.
(b) When a battery error is generated.

If the LEDR instruction is executed after the battery has been replaced, the "BAT. ARM/ BAT." LED at the front of the CPU module and the error display will be reset.
SM51 is also turned OFF at this time.
(2) Operations when an annunciator $(F)$ is ON .
(a) When the CPU module has no LED display

The following operations will be conducted when the LEDR instruction is executed:

1) "USER" LED flickers, and is turned OFF
2) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are moved up.
3) The data newly stored at SD64 is transmitted to SD62.
4) The data at SD63 is decremented by -1 . However, if SD63 is 0 , it remains 0 .

(b) For CPUs with an LED display at the front

The following operations will be conducted when the LEDR instruction is executed:

1) The F number being displayed at the front of the CPU module will be reset.
2) "USER" LED flickers, and is turned off.
3) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are compressed forwards.
4) The data newly stored at SD64 is transmitted to SD62.
5) The data at SD63 is decremented by -1 . However, if SD63 is 0 , it remains 0 .
6) The F number being stored at SD62 is displayed at the LED display. However, if the value of SD63 is 0 , nothing will be displayed.

1. The defaults for the error item numbers set in special registers SD207 to SD209 and order of priority are given in the table below:

| Priority | $\begin{array}{l}\text { Factor number } \\ \text { (Hexadecimal) }\end{array}$ | Meaning | Remarks |
| :---: | :---: | :--- | :--- |$]$| AC DOWN |
| :--- |
| 1 |

2. If the highest priority is given to the annunciator, it can be reset with priority by the LEDR instruction.

### 7.10 Debugging and failure diagnosis instructions

### 7.10.1 Special format failure checks (CHKST,CHK)



## 3 Function

## CHKST

(1) The CHKST instruction is the instruction that starts the CHK instruction. If the command for the CHKST instruction is OFF, execution jumps from the CHK instruction to the next instruction.
If the command for the CHKST instruction is ON, the CHK instruction is executed.


## CHK

(1) The CHK instruction is the instruction used for the bidirectional operation as shown on the following page to confirm the nature of the system failure.
(a) When the CHK instruction is executed, a failure diagnosis check is conducted with the designated check conditions, and if a failure is detected, SM80 is turned ON, and the failure number is stored at SD80 as a BCD value.
The error code "9010" will be returned if a failure is detected.
The contact number where the failure was discovered is stored at the upper 3 digits of SD80 (see (3)), and the coil number where the failure was detected (see (2)) is stored at the lower 1 digit of SD80.

(b) The contact instruction prior to the CHK instruction does not control the execution of the CHK instruction, but rather sets the check conditions.

(c) A ladder such as the one shown below can be created to perform a cycle time over check for the system shown above:

(d) The following points should be taken into consideration when creating a ladder for use with the CHK instruction:

1) The contact numbers for the advance edge detection sensor and the retract edge detection sensor (X) must always be continuous. Further, the contact number (X) for the advance edge detection sensor should be lower than that for the retract edge.
2) Controls for the advance edge detection sensor contact number ( X the identical number (Y)*1 are as follows:
When advance operation is in progress .... turn ON
When retract operation is in progress........ turn OFF

[^4](2) Depending on the designated contact, the CHK instruction undergoes processing identical to that shown for the ladder below:

(3) Numbers 1 to 150 from the vertical bus on the left side have been allocated as contact numbers during failure detection.

(4) Reset SM80 and SD80 prior to forcing the execution of the CHK instruction.

After the execution of the CHK instruction, it cannot be performed once again until SM80 and SD80 have been reset.
(The contents of SM80 and SD80 will be preserved until reset by user.)
(5) A CHKST instruction must be placed before the CHK instruction.

An error will be returned if an instruction other than the LD, LDI, AND or ANI instruction is used between the CHK instruction and the CHKST instruction.
(Error code: 4235)
(6) The CHK instruction can be written at any step of the program.

However, there is a limit in the number of uses of the CHK instruction.

- Can be used up to two places in all program files being executed.
- Can be used only one place in a single program file.

An error will be returned if the CHK instruction is used exceeding the number of uses specified above.
(Error code: 4235)
(7) Place LD and AND instructions prior to the CHK instruction to establish a check condition. Check conditions cannot be set using other contact instructions.
If a check condition has been set with LDI or ANI, the processing for the check condition they specify will not be conducted.
However, contact numbers during failure detection can also be allocated to the LDI and ANI instructions.

(8) The failure detection method differs according to whether SM710 is ON or OFF.
(a) If SM710 is OFF, checks will be conducted of coil numbers 1 to 6 for each contact successively.
When the CHK instruction is executed, checks will be in order from coil No. 1 of contact No. 1, through coil No. 6, then move on to contact No. 2 and check the coils in order from No. 1.
The CHK instruction will be completed when coil No. 6 from contact No. n has been checked.
(b) If SM710 is ON, checks will be conducted of contact numbers 1 through n , in coil number order.
When the CHK instruction is executed, checks will begin with the ladder for coil No. 1, in order from contact No. 1 until contact No. n, then move on to the coil No. 2 ladder and begin from contact No. 1.
The CHK instruction will be completed when a check has been made through contact No. n of coil No. 6.
(9) If more than one failure is detected, the number of the first failure detected will be stored. Failure numbers detected after this will be ignored.
(10) The CHK instruction cannot be used by a low speed execution type program. If a low speed execution type program has been set in a program file containing the CHK instruction, an operation error will be returned, and the CPU module operation will be suspended.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There is a parallel ladder.
(Error code: 4235)
- There is an NOP instruction.
(Error code: 4235)
- There are more than 150 contact instructions.
(Error code: 4235)
- A CHK instruction is not executed following the CHKST instruction.
(Error code: 4235)
- The CHK instruction is executed when no CHKST instruction has been executed.
(Error code: 4235)
- The CHKST and CHK instruction are used in a low speed execution type program.
(Error code: 4235)
- There is an instruction other than the LD, LDI, AND or ANI instruction between the CHK instruction and the CHKST instruction.
(Error code: 4235)
- The CHK instruction is used at three places or more in all of programs being executed.
(Error code: 4235)
- The CHK instruction is used at two places or more in a single program.
(Error code: 4235)


### 7.10.2 Changing check format of CHK instruction (CHKCIR,CHKEND)

When the GX Developer is used (High Performance model QCPU/Process CPU/ Redundant CPU)


| Setting Data | Internal Devices |  | R, ZR | J:".1: |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## CHKCIR, CHKEND

(1) The check ladder pattern that will be used in the CHK instruction can be updated to any format desired.
The actual failure checks are conducted with the CHKST and CHK instructions.
(2) Failure checks are conducted according to the check conditions designated by the CHK instruction and the ladder pattern described between the CHKCIR and CHKEND instructions.

Refer to 7.10 .1 for more information on the CHKST and CHK instructions.

## XPOINT

To change the check format of the CHK instruction using the CHKCIR to CHKEND instructions, the user should create a ladder with index modification (ZO).
(a) The device numbers indicated at check conditions ( X 2 and X 8 in the figure below) will assume index modification values for the individual device numbers (with the exception of annunciators ( F )) described in the ladder patterns.
Example X 10 in the in the figure below would be as follows:
When corresponding to check condition X2 Processing performed by...X12 When corresponding to check condition X8 Processing performed by...X18

However, the order in which failure detection is executed differs depending on whether SM710 is ON or OFF.

1) If SM710 is OFF, checks will be conducted of coil numbers 1 through the end for each contact successively.
[Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]

2) If SM710 is ON , checks will be conducted of contact numbers 1 through the end, in coil number order.
[Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]

(b) Failure checks check the ON/OFF status of OUT Fi; by using the ladder pattern in the various check conditions.
In all check conditions, SM80 will be turned ON if even one of the OUT F? is ON in a ladder pattern.
Further, the error numbers (contact numbers and coil numbers) corresponding to the OUT F which were found to be ON will be stored from SD80 in BCD order.
(c) The instructions that can be used in ladder patterns are as follows:

Contacts ... LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP,MRD, and comparative operation instructions

Coil $\qquad$ OUT F:.j.
(d) The following devices can be used for ladder pattern contacts:

Input (X), Output (Y)
(e) Only annunciators ( $F$ ) can be used in ladder pattern coils.

However, since annunciators $(F)$ are used as a dummy, any value can be set for an annunciator ( F ).
Further, they can overlap with no difficulties.
(f) ON/OFF controls can be performed without error if an annunciator (F) used during the execution of the CHK instruction has the same number as an annunciator (F) used in some other context than the CHK instruction. They will be treated differently during the CHK instruction than they are in the different context.
(g) Since the annunciators (F) used in the CHK instruction do not turn ON/OFF actually, they will not turn ON/OFF if monitored by a peripheral device.
(h) A ladder pattern can be created up to 256 steps.

Further, OUT F can use up to 9 coils.
(3) Coil numbers for ladders designated with the CHKCIR through CHKEND instructions are allocated coil numbers from 1 to 9 , from top to bottom.

(4) The CHKCIR and CHKEND instructions can be written at any step in the program desired. It can be used in up to two locations in all program files being executed.
However, the CHKCIR and CHKEND instructions cannot be used in more than 1 location in a single program file.
(5) The CHKCIR and CHKEND instructions cannot be used in low speed execution type programs.
If a program file in which the CHKCIR or CHKEND instruction is described is set as a low speed execution type program, an operation error will occur, and the High Performance model QCPU/Process CPU/Redundant CPU operation will be suspended.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The CHKCIR or CHKEND instruction appears three or more times in all program files.
(Error code: 4235)
- The CHKCIR or CHKEND instruction appears two or more times in a single program file.
(Error code: 4235)
- The CHKEND instruction is not executed following the execution of the CHKCIR instruction.
(Error code: 4230)
- The CHKEND instruction is executed although no CHKCIR instruction has been executed.
(Error code: 4230)
- The CHKST and CHK instruction are used in a low speed execution type program.
(Error code: 4235)
- There are 10 or more $F$ instances in a ladder pattern.
(Error code: 4235)
- A ladder pattern has 257 or more steps.
(Error code: 4235)
- A device has been encountered which cannot be used in a ladder pattern.
(Error code: 4235)
- Index modification has been conducted on a ladder pattern device.


### 7.11 Character string processing instructions

### 7.11.1 Conversion from BIN 16-bit or 32-bit to decimal ASCII (BINDA(P),DBINDA(P))


(S) : BIN data to be converted to ASCII (BIN 16/32 bits)
(D) : Head number of the devices where the conversion result will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J:atal |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## 3 Function

## BINDA

(1) Converts the individual digit numbers of decimal notation of the BIN 16-bit data designated by © into ASCll codes, and stores the results into the area starting from the device designated by (D).
(S)

(D) $\begin{aligned} & \text { ASCll code forten-housands place: Sign } \\ & \text { Sin }\end{aligned}$

| (D) +1 | ASCII code for hundreds place: ASCII code for thousands place |  |
| :--- | :--- | :--- |
| (D) +2 | ASCII code for units place | ASCII code for tens place |

(D) +3 $\qquad$
-Only when
SM701 is OFF

For example, if -12345 has been designated at (S), the following will be stored from (D) onward:
(S)

$\qquad$

| (D) | 31н (1) | 2Dн (-) |
| :---: | :---: | :---: |
| (D) +1 | 33н (3) | 32H (2) |
| (D) +2 | 35 (5) | 34н (4) |
| (D) +3 | 00 H |  |

(2) The BIN data designated at ©s can be in the range from - 32768 to 32767.
(3) The operation results stored at (D) are as follows:
(a) The sign " 20 H " will be stored if the BIN data is positive, and the sign " 2 DH " will be stored if it is negative.
(b) The sign " 20 H " will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)

$$
\underbrace{00}_{2} \underbrace{025}_{\text {Number of significant digits }}
$$

(c) The storage of data at devices specified by (D) +3 differs depending on the ON/OFF status of SM701 (output number of characters conversion signal).

```
When SM701 is OFF.....Stores "0"
When SM701 is ON .....Does not change
```


## DBINDA

(1) Converts the individual digit numbers of decimal notation of the BIN 32-bit data designated by (s) into ASCII codes, and stores the results into the area starting from the device designated by (D).


For example, if the value -12345678 has been designated by © , the following would be stored into the area starting from (D):

| (S) +1 (S) | b15-------------b8b7--------------b0 |  |  |
| :---: | :---: | :---: | :---: |
|  | (D) | 20н (space) | 2D ${ }_{\text {H }}(-)$ |
|  | (D) +1 | 31н (1) | 20н (space) |
|  | (D) +2 | 33н (3) | 32н (2) |
| $-12345678$ | (D) +3 | 35н (5) | 34н (4) |
|  | (D) +4 | 37 H (7) | 36 н (6) |
|  | (D) +4 | 0 or 20 H | 38H (8) |

(2) BIN data designated by (S) can be between -2147483648 to 2147483647 .
(3) The operations results stored at (D) will be stored in the following way:
(a) The sign " 20 H " will be stored if the BIN data is positive, and the sign "2DH" will be stored if it is negative.
(b) The sign " 20 H " will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)

$$
\underbrace{00} 12034560
$$

20 H Number of significant digits
(c) The data stored at the upper 8 bits of the device designated by (D) +5 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

```
When SM701 is OFF......Stores "0"
When SM701 is ON ......Stores "20H"
```


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## Program Example

(1) The following example program uses the PR instruction to output the 16-bit BIN data W0 value by decimal to Y 40 to Y 48 as ASCII.
[Ladder Mode]

[List Mode]


## [Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, the PR instruction will output ASCII code until 00 H is encountered.
(2) The following program uses the PR instruction to output the decimal value of the 32-bit BIN data at W 10 and W 11 in ASCII code to Y 40 to Y 48 .
[Ladder Mode]
[List Mode]

[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, the PR instruction will output ASCII code until 00 H is encountered.



### 7.11.2 Conversion from BIN 16-bit or 32-bit data to hexadecimal ASCII (BINHA(P),DBINHA(P))


(S) : BIN data to be converted to ASCII (BIN 16/32 bits)
(D) : Head number of the devices where the conversion result will be stored (character string)

| Setting <br> Data | Internal Devices |  | R, ZR | ग? |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

## BINHA

(1) Converts the individual digit numbers of hexadecimal notation of the BIN 16-bit data designated by © into ASCII codes, and stores the results into the area starting from the device designated by (D).
(S)

(D) ASCII code for the 3rd digit ASCII code for the 4th digit

| (D) +1 | ASCII code for the 1st digit | ASCII code for the 2nd digit |
| :---: | :---: | :---: |
|  | 0 |  |

Only when
SM701 is OFF

For example, if 02A6H has been designated by © , it will be stored as follows:(D)
(S)


| (D) | 32н (2) | 30н (0) |
| :---: | :---: | :---: |
| (D) +1 | 36н (6) | 41н (A) |
| (D) +2 | 00H |  |

(2) The BIN data designated by © can be in the range from 0 H to FFFFH.
(3) The operation results stored at (D) are processed as 4-digit hexadecimal values.

For this reason, zeros which are significant digits on the left side of the value are processed as " 0 ". (No zero suppression is conducted.)
(4) The data to be stored at the device designated by (D) +2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Stores "0"
When SM701 is ON ......Does not change

## DBINHA

(1) Converts the individual digit numbers of hexadecimal notation of the BIN 32-bit data designated by © into ASCII codes, and stores the results into the area starting from the device designated by (D).


For example, if the value 03AC625Eh has been designated by © , it would be stored following (D) in the following manner:

| (S) +1 (S) | b15------------b8 b7------------ b0 |  |  |
| :---: | :---: | :---: | :---: |
|  |  | 33н (3) | 30H (0) |
|  | (D) +1 | 43H (C) | 41н (A) |
|  | (D) +2 | 32H (2) | 36н (6) |
| AC 625 EH | (D) +3 | 45H (E) | 35 (5) |
|  | (D) +4 | 00 H |  |

(2) The BIN data designated by © can be in the range from OH to FFFFFFFFH.
(3) The operation results stored at (D) are processed as 8-digit hexadecimal values.

For this reason, zeros which are significant digits on the left side of the value are processed as " 0 ". (No zero suppression is conducted.)
(4) The data to be stored at the device designated by (D) +2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF......Stores "0"
When SM701 is ON .......Does not change

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program uses the PR instruction to output the hexadecimal value of the 16-bit BIN data at W0 in ASCII code to Y40 to Y48.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\operatorname{SM} 400$ |  |
| 2 | BINHAP | WO | D0 |
| 5 | LD | $\times 0$ |  |
| ${ }_{6}^{6}$ | PR | D0 | Y40 |
| 9 | END |  |  |

## [Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X 0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until 00H is encountered.

(2) The following program uses the PR instruction to output the hexadecimal value of the 32-bit BIN data at W10 and W11 to Y40 to Y48.
[Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 |  | SIM400 |
| 2 | DBINHAP | W10 D0 |
| 5 | LD | $\times 0$ |
| 6 | PR | D0 Y40 |
| 9 | END |  |

## [Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until 00 H is encountered.


### 7.11.3 Conversion from $\operatorname{BCD}$ 4-digit and 8-digit to decimal ASCII data (BCDDA(P),DBCDDA(P))


(5) : BCD data to be converted to ASCII (BCD 4 digits/8 digits)
(D) : Head number of the devices where the conversion result will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J\%: |  | U...ic: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| ( $)$ | - | $\bigcirc$ |  | - |  |  |  |  | - |

## BCDDA

(1) Converts the individual digit numbers of hexadecimal notation of the BCD 4-digit data designated by (s) into ASCII codes, and stores the results into the area starting from the device designated by (D).
(S)
(D) ASCII code for hundreds place 'ASCII code for thousands place

| (D) | ASCII code for hundreds place | ASCII code for thousands place |
| :---: | :---: | :---: |
| (D) +1 | ASCII code for units place | ASCII code for tens place |
| (D) +2 | 0 |  |
| Only when SM701 is OFF |  |  |



For example, when " 9105 " is designated for © (s), the results of the operation are stored into the area starting from (D) in the following manner:
(S)

(D)
(D) +1

| 31н(1) | 39н (9) |
| :---: | :---: |
| 35 H (5) | 30 H (0) |
| 00H |  |

(2) The BCD data designated by (S) can be in the range of from 0 to 9999.
(3) The results of calculation stored in the device (D). All zeros on the left side of the "Number of significant digits" are zero-suppressed.

$$
\underbrace{00}_{\underbrace{00}_{2 O_{H}}} \text { Number of significant digits }
$$

(4) The data to be stored at the device designated by © +2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF......Stores "0"<br>When SM701 is ON .......Does not change

## DBCDDA

(1) Converts the individual digit numbers of hexadecimal notation of the BCD 8-digit data designated by (s) into ASCII codes, and stores the results into the area starting from the device designated by (D).


For example, if the value 01234056 is designated by (s), the operation result would be stored following (D) in the following manner:

(2) The BCD data designated by (S) can be in the range of 0 to 99999999.
(3) The results of calculation stored in the device (D). All zeros on the left side of the "Number of significant digits" are zero-suppressed.

$$
\underbrace{000}_{\int_{20 H}} \underbrace{12098}_{\text {Number of significant digits }}
$$

(4) The data to be stored at the device designated by © +4 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

> When SM701 is OFF......Stores " 0 "
> When SM701 is ON ......Does not change

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data at (s) during the operation of the BCDDA instruction is outside the range of from 0 to 9999.
(Error code: 4100)
- The data at (s) during the operation of the DBCDDA instruction is outside the range of 0 to 99999999.
(Error code: 4100)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program uses the PR instruction to convert BCD 4-digit data (the value at W0) to decimal, and outputs it in ASCII format to Y40 to Y48.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Levice |  |  |
| 0 | LD | SM400 |  |
| 1 | RST | SM701 |  |
| 2 | BCDDAP | WO | DO |
| 5 | LD | XO |  |
| 6 | PR | DO | Y40 |
| 9 | END |  |  |

[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X 0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until 00H is encountered.

| b15------------b8b7--------------b0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W0 | D0 | 32н (2) | 31н (1) | PR |  |
| 1 2 9 5 | D1 | 35н (5) | 39н (9) |  | $\Rightarrow \mathrm{Y} 40$ to Y 48 |
| $B C D$ value | D2 |  |  | uts | 1295" |

(2) The following program uses the PR instruction to convert BCD 8-digit data (the values at W10 and W11) to decimal, and outputs it in ASCII format to Y40 to 48.
[Ladder Mode]


## [Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until 00H is encountered.

[List Mode]


### 7.11.4 Conversion from decimal ASCII to BIN 16-bit and 32-bit data (DABIN(P),DDABIN(P))


(S) : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
(D) : Head number of the devices where the conversion result will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J..al |  | Unila | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - | - |

## Function

## DABIN

(1) Converts decimal ASCII data stored into the area starting from the device number designated by © into BIN 16-bit data, and stores it in the device number designated by (D).


For example, if the ASCII code " -25108 H " is specified for the area starting from © , the conversion result is stored at (D) as shown below:

(2) The ASCII data designated by from © to © +2 can be in the range of from -32768 to 32767
(3) The sign " 20 H " will be stored if the BIN data is positive, and the sign " 2 DH " will be stored if it is negative.
(If other than " 20 H " and " 2 DH " is set, it will be processed as positive data.)
(4) ASCII code can be set for each position within the range from " 30 H " to " 39 H ".
(5) If the ASCII code set for individual positions is " 20 H " or " 00 H ," it will be processed as " 30 H ".

## DDABIN

(1) Converts decimal ASCII data stored into the area starting from the device number designated by © into BIN 32-bit data, and stores it in the device number designated by (D).


For example, if the ASCII code of -1234543210 H is designated for the area starting from (S) , the operation result would be stored at (D) +1 and (D) in the following manner:

(2) The ASCII data designated by © to © +5 can be in the range of from -2147483648 to 2147483647.

Further, data stored at the upper bytes of (s) +5 will be ignored.
(3) The sign " 20 H " will be stored if the BIN data is positive, and the sign " 2 DH " will be stored if it is negative.
(If other than " 20 H " and " 2 DH " is set, it will be processed as positive data.)
(4) ASCII code can be set for each position within the range from " 30 H " to " 39 H ".
(5) If the ASCII code set for individual positions is " 20 H " or " 00 H ," it will be processed as " 30 H ".

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The ASCII code designated by (S) to © +5 for the individual numbers is something other than "30н" to "39н", "20н", or "00н".
(Error code: 4100)
- The ASCII data designated by (s) to © +5 is outside the ranges shown below:
(Error code: 4100)
When DABIN instruction is used $\qquad$ - 32768 to 32767

When DDABIN instruction is used...... -2147483648 to 2147483647

- The device specified by (s) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program converts the decimal, 5-digit ASCII data and sign set at D20 through D22 to BIN values, and stores the result at D0.
[Ladder Mode]
[List Mode]



| Instruction |  | Device |
| :--- | :--- | :--- |
| LD | SM400 |  |
| DABINP | D20 |  |
| END |  |  |

## [Operation]

|  |  |  |  | D0 |
| :---: | :---: | :---: | :---: | :---: |
| D20 | 20н (space) | 2Dh (-) |  | -276 |
| D21 | 32н (2) | 20н (space) | (Regarded as -00276) |  |
| D22 | 36н (6) | 37н (7) |  | BIN value |

(2) The following program converts the decimal, 10-digit ASCII data and sign set at D20 through D25 to BIN values and stores the result at D10 and D11.
[Ladder Mode]
[List Mode]
$\left.4 \begin{array}{lll}- \text { SM400 } & \text { [DDABINP D20 } & \text { D10 }\end{array}\right] \mid$

[Operation]


### 7.11.5 Conversion from hexadecimal ASCII to BIN 16-bit and 32-bit data (HABIN(P),DHABIN(P))


(S) : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
(D) : Head number of the devices where the conversion result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J筌: |  | U | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (1) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

HABIN
(1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by © into BIN 16-bit data, and stores it in the device number designated by (D).


For example, if the ASCII code of 5A8Dh is designated for the area starting from © , the operation result would be stored at (D) in the following manner:

(2) The ASCII data designated by (s) to © +1 can be in the range of from 0000 H to FFFFH.
(3) The ASCII codes can be in the range of " 30 H " to " 39 H " and from " 41 H " to " 46 H ".

## DHABIN

(1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by © into BIN 32-bit data, and stores it in the device number designated by (D).


For example, if the ASCII code of 5CB807E1H is designated for the area starting from © , the operation result would be stored at (D)+1 and (D) in the following manner:

(2) The ASCII data designated by © to © +3 can be in the range of from 00000000 H to FFFFFFFFH.
(3) The ASCII codes can be in the range of " 30 H " to " 39 H " and from " 41 H " to " 46 H ".

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The ASCII codes for the individual numbers designated by © to © $\$+3$ are outside the range of from " 30 H " to " 39 H " and from " 41 H " to " 46 H ".
(Error code: 4100)
- The device specified by (s) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program converts the hexadecimal, 4-digit ASCII data set at D20 and D21 to BIN data, and stores the result at D0.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program converts the hexadecimal, 8-digit ASCII data set at D20 to D23 to BIN values, and stores the result at D10 and D11.
[Ladder Mode]
[List Mode]


## [Operation]



### 7.11.6 Conversion from decimal ASCII to BCD 4-digit or 8-digit data (DABCD(P),DDABCD(P))


(S) : ASCII data to be converted to BCD value or head number of the devices where the ASCII data is stored (character string)
(D) : Head number of the devices where the conversion result will be stored (BCD 4 digits/8 digits)

| Setting <br> Data | Internal Devices |  | R, ZR | J管: |  | U:\%1g:\% | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

Function

## DABCD

(1) Converts decimal ASCII data stored in the area starting from device number designated by (s) into 4-digit BCD data, and stores at device number designated by (D).



For example, if the ASCII code of 8765 H is designated for the area starting from © ${ }^{\text {s }}$, the operation results would be stored at (D) in the following manner:
 $\qquad$ b15--b12 b11---b8 b7----b4b3---- b0

| 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: |

(2) The ASCII data designated by (s) to © +1 can be in the range of from 0 to 9999.
(3) The ASCII code set at each digit can be in the range of from " 30 H " to " 39 H ".
(4) If ASCII code for individual digits is " 20 H " or " 00 H ", it is processed as " 30 H ".

## DDABCD

(1) Converts decimal ASCII data stored in the area starting from the device designated by © to 8-digit BCD data, and stores it into the area starting from the device designated by (D)


For example, if the ASCII code of 87654321 H is designated for the area starting from © , the operation results would be stored at (D) +1 and (D) in the following manner:
(2) The ASCII data designated at (S) to © +3 can be in the range of from 0 to 99999999 .
(3) The ASCII code set at each digit can be in the range of from " 30 H " to " 39 H ".
(4) If ASCII code for individual digits is from " 20 H " to " 00 H ", it is processed as " 30 H ".

## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There are characters within the data at ©s that are outside the 0 to 9 range.
(Error code: 4100)
- The device specified by © exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program converts the decimal ASCII data set from D20 to D22 to BCD 4-digit data, and outputs the results to Y40 to Y4F.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :--- | :--- | :--- |
| 0 | LD |  |  |
| 1 | SMM400 |  |  |
| 4 | DEND | K20 | K4Y40 |

[Operation]

(2) The following program converts the decimal ASCII data set at D20 to D23 into 8-digit BCD data, stores the result at D10 and D11, and also outputs it to from Y40 to Y5F.
[Ladder Mode]

[List Mode]

| Step |  |  |  |
| :---: | :--- | :--- | :--- |
|  | Instruction |  | Device |
| 0 | LD | SM400 |  |
| 1 | DDABCDP | D20 | D10 |
| 4 | DMOV | D10 | K8Y40 |
| 7 | END |  |  |
|  |  |  |  |

[Operation]


### 7.11.7 Reading device comment data (COMRD(P))



## Function

(1) Reads the comment at the device number designated by © , and stores it as ASCII code in the area starting from the device number designated by (D).

For example, if the comment for the device designated by © were "NO. 1 $\sqcup$ LINE $\sqcup$ START," the operation results would be stored following (D) as follows:

| Comment at (S) | b15-------------b8b7-------------b0 |  |  |
| :---: | :---: | :---: | :---: |
|  | (D) | 4Fн (O) | 4Ен (N) |
|  | (D) +1 | 31н (1) | 2Ен (.) |
|  | (D) +2 | 4 CH (L) | 20 H (space) |
| NO.1 LINE $_{\square}$ START | (D) +3 | 4Eн (N) | 49н (I) |
|  | (D) +4 | 20 H (space) | 45 (E) |
|  | (D) +5 | 54н (T) | 53H (S) |
|  | (D) +6 | 52н (R) | 41н (A) |
|  | (D) +7 | 20 H (space) | 54 ( ) $^{\text {( }}$ |
|  |  |  |  |
|  | (D) +15 | 20н (space) | 20\% (space) |
|  |  | 00H |  |


(2) If no comment has been registered for the device specified by (s) despite the fact that the comment range setting is made, all of the characters for the comment are processed as "20H" (space).
(3) The device number plus 1 where the final character of (D) is stored differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

| When SM701 is OFF | : Does not change |
| :--- | :--- |
| When SM701 is ON | : Stores "0" |

(4) When a comment is read, SM720 turns ON for one scan after the instruction is completed. SM721 turns ON during the execution of the instruction.
While SM721 is ON, the COMRD $(P)$ instruction cannot be executed. If the attempt is made, no processing is performed.

## XPOINT

1. The device comment used in the $\operatorname{COMRD}(P)$ instruction uses a comment file stored in a memory card and the standard ROM.
Comment files stored in the program memory cannot be used.
2. Set the comment file used for the COMRD(P) instruction in "PLC file setting" in the PLC parameter dialog box. If the comment file to be used is not set in the PLC file setting, device comments cannot be output with the COMRD $(P)$ instruction.
3. The $\operatorname{COMRD}(P)$ instruction cannot be executed during the interrupt program. No operation if executed.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The comment is not registered to the device number specified by © (Error code: 4100)
- The device number specified by (D) is not a word device.
(Error code: 4101)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program stores the comments set at D100 into the area starting from W0 as ASCII when X1C is turned ON.
[Ladder Mode]

[List Mode]

[Operation]


## Caution

(1) QCPU completes the processing after several scans.
(2) The COMRD(P)/PRC instruction is not executed if the start signal (execution command) of the $\operatorname{COMRD}(\mathrm{P}) / \mathrm{PRC}$ instruction is turned ON before completion of the instruction (while SM721 is ON). Execute the COMRD(P)/PRC instruction when SM721 is OFF.
(3) Two or more file comments cannot be accessed simultaneously.
(4) The following instructions cannot be executed simultaneously because they use SM721 in common.

| Instruction <br> Name | ON During <br> Execution | ON for One Scan After <br> Completion | ON after Abnormal Completion |
| :--- | :--- | :--- | :--- |
| SP. FREAD <br> SP. FWRITE | SM721 | Designated by instruction. | (Device designated by instruction) +1 |
| PRC <br> COMRD |  | SM720 | None |

### 7.11.8 Character string length detection (LEN(P))


(S) : Character string or head number of the devices where the character string is stored (character string)
(D) : Number of the device where the length of detected character string will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! ! |  | U | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

Function
(1) Detects length of character string designated by (s) and stores in the area starting from the device number designated by (D).
Processes the data from the device number designated by © to the device number storing " 00 H " as a character string.


For example, when the value "ABCDEFGHI" is stored in the area starting from © , the value 9 is stored at (D).


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- There is no " 00 H " set within the relevant device range following the device number designated by (s).
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program outputs the length of the character string from D0 to Y 40 to Y 4 F as BCD 4-digit values.
[Ladder Mode]

[List Mode]


## [Operation]



### 7.11.9 Conversion from BIN 16-bit or 32-bit to character string (STR(P),DSTR(P))


(31) : Head number of the devices where the digits numbers for the numerical value to be converted are stored
(BIN 16 bits)
(82) : BIN data to be converted (BIN $16 / 32$ bits)
(D) : Head number of the devices where the converted character string will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| (52) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

## STR

(1) Adds a decimal point to the BIN 16-bit data designated by ©2) at the location designated by (51), converts the data to character string data, and stores it in the area starting from the device number designated by (D).
(51) Total number of digits

(D)

(51)
(51) +1


(D)
b15-----------b8 b7----------b| b0

| $31_{H}(1)$ | $2 D(-)$ |
| :---: | :---: |
| $2 E_{H}()$. | $32 H(2)$ |
| $00 H$ | $33_{H}(3)$ |

(52) $\square$
(2) The total number of digits that can be designated by (51) is from 2 to 8 .
(3) The number of digits that can be designated by © (51 +1 as a part of the decimal fraction is from 0 to 5 .
However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3 .
(4) BIN data in the range between -32768 and 32767 can be designated at (s2).
(5) After conversion, character string data is stored at the device number (D) or later device number as indicated below:
(a) The sign "20H" (space) will be stored if the BIN data is positive, and the sign "2DH" (minus sign) will be stored if it is negative.
(b) If the setting for the number of digits after the decimal fraction is anything other than " 0 ", "2Ен" (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part of the number is " 0 ", the ASCII code "2EH" (.) will not be stored.
(c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0.jorom".

(d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, " 20 H " (space) will be stored between the sign and the numeric value.


If the number of BIN digits is greater, an error will be returned.
(e) The value " 00 H " is automatically stored at the end of the converted character string.

## DSTR

(1) Adds a decimal point to the BIN 32-bit data designated by ©2) at the location designated by (51), converts the data to character string data, and stores it following the device number designated by (D).

(2) The total number of digits that can be designated by (51) is from 2 to 13.
(3) The number of digits that can be designated by (51) +1 as a part of the decimal fraction is from 0 to 10 .
However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3 .
(4) The BIN data that can be designated by (51) and (52) +1 is within the range of from -2147483648 to 2147483647.
(5) After conversion, character string data is stored at the device number following (D) as indicated below:
(a) The sign "20H" (space) will be stored if the BIN data is positive, and the sign "2DH" (minus sign) will be stored if it is negative.
(b) If the setting for the number of digits after the decimal fraction is anything other than " 0 ", "2Eн" (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part of the number is " 0 ", the ASCII code "2Eh" (.) will not be stored.
(c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0.

(d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, " 20 H " (space) will be stored between the sign and the numeric value.


If the number of BIN digits is greater, an error will be returned.
(e) The value " 00 H " is automatically stored at the end of the converted character string.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The total number of digits designated by (S1) is outside the ranges shown below.
(Error code: 4100)
When the STR instruction is in use ....... 2 to 8
When the DSTR instruction is in use..... 2 to 13
- The number of digits designated as a part of the decimal fraction by (31) +1 is outside the range shown below.
(Error code: 4100)
When the STR instruction is in use ....... 0 to 5
When the DSTR instruction is in use..... 0 to 10
- The relationship between the total number of digits designated by (31) and the number of digits in the decimal fraction designated by (31) +1 is not as shown below:
(Error code: 4100)
Total number of digits minus 3 is equal to or larger than the number of digits in the decimal fraction.
- The number of digits designated by (51) is smaller than " 2 + number of digits of the BIN data, designated by ©2" $"$.
(Number of digits of (31) < Number of digits of the BIN data at (S2) without a sign + Number of digits of a sign (+ or -) + Number of digits of decimal point (.))
(Error code: 4100)
- The device range where the character string designated by (D) will be stored exceeds the relevant device range.
(Error code: 4101)


## $\square$ Program Example

(1) The following program converts the BIN 16 -bit data stored at D 10 when X 0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result from D20 to D23. [Ladder Mode]


## [List Mode]


[Operation]

(2) The following program converts the BIN 32-bit data stored at D10 and D11 when X 0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result at from D20 to D26.
[Ladder Mode]

[List Mode]

[Operation]


### 7.11.10 Conversion from character string to BIN 16-bit or 32-bit data (VAL(P),DVAL(P))


(S): Character string to be converted to BIN data or head number of the devices where the character string is stored (character string)
(01): Head number of the devices where the number of digits of the converted BIN data will be stored (BIN 16 bits)
(22) : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J:..al |  | U:IGA.... | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (11) | $\bigcirc$ | $\bigcirc$ |  |  |  | - |  | - | - |
| (22) | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - | - |

## VAL

(1) Converts character strings stored in the device numbers starting from that designated at (S) to BIN 16-bit data, and stores the number of digits and BIN data in (1) and (2).
For conversions from character strings to BIN, all data from the device number designated by © to the device number where " 00 H " is stored will be processed as character strings.


For example, if the character string " -123.45 " is designated for the area starting from © , the operation result would be stored at (11) and (12) in the following manner:

(2) The total number of characters that can be designated as a character string at © is from 2 to 8 .
(3) From 0 to 5 characters from the character string designated at © can become the decimal fraction part.
However, this number must not exceed the total number of digits minus 3.
(4) The range of the numerical character string that can be converted to BIN value is from -32768 to 32767 , ignoring a decimal point.
Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from "30н" to "39н".
The value ignoring a decimal point means:
Example: " $\quad$ - 12345.6" $\rightarrow$ " - 123456"
(5) The sign " 20 H " will be stored if the numerical value is positive, and the sign "2DH" will be stored if it is negative.
(6) " $2 \mathrm{EH}^{\prime}$ " is set for the decimal point.
(7) The total number of digits stored at (©1) amounts to all characters expressing numerical values (including signs and decimal points).

The characters following the decimal point stored at (11) +1 include the number of characters from "2Ен" (.) onward.
The BIN data stored at (ㄷ2) is the character string ignoring the decimal point that has been converted to BIN data.
(8) In cases where the character string designated by © contains "20H" (space) or "30H" (0) between the sign and the first numerical value other than "0", these " 20 H " and " 30 H " are ignored in the conversion into a BIN value.


## DVAL

(1) Converts the character string stored in the area starting from the device designated by © to BIN 32-bit data, and stores the digits numbers and BIN data in (1) and (12).
For conversions from character strings to BIN, all data from the device number designated by (s) to the device number where " 00 H " is stored will be processed as character strings.

(2) The total number of characters in the character string indicated by © is from 2 to 13.
(3) From 0 to 10 characters in the character string indicated by ©s can be the decimal fraction part.
However, this number must not exceed the total number of digits minus 3.
(4) The range of the numerical character string that can be converted to BIN value is from -2147483648 to 2147483647 , excluding the decimal point.
Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from "30H" to "39H".
(5) The sign " 20 H " will be stored if the numerical value is positive, and the sign " 2 DH " will be stored if it is negative.
(6) " 2 E H " is set for the decimal point.
(7) The total number of digits stored at D1 amounts to all characters expressing numerical values (including signs and decimal points).
The characters following the decimal point stored at (11) +1 include the number of characters from "2Ен" (.) onward.

The BIN data stored at (ㅇ2) is the character string ignoring the decimal point that has been converted to BIN data.
(8) In cases where the character string designated by © contains "20H" (space) or "30H" (0) between the sign and the first numerical value other than " 0 ", these " 20 H " and " 30 H " are ignored in the conversion into a BIN value.


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The number of characters in the character string designated by (31) falls outside the ranges shown below:
(Error code: 4100)
When VAL instruction is in use $\qquad$ From 2 to 8 characters
When DVAL instruction is in use $\qquad$ From 2 to 13 characters
- The number of characters in the decimal fraction portion of the character string designated by (s) falls outside the ranges shown below:
(Error code: 4100)
When VAL instruction is in use........... 0 to 5
When DVAL instruction is in use ........ 0 to 10
- The total number of characters in the character string designated by © and the number of characters in the decimal fraction part stand in a relationship that is outside the range indicated below:
(Error code: 4100)
Total number of characters minus 3 is equal to or greater than the number of characters in the decimal fraction part.
- An ASCII code other than " 20 " or " 2 DH " has been set for the sign.
(Error code: 4100)
- An ASCII code other than from "30H" to "39н" or "2Ен" (decimal point) has been set as a digit for one of the individual numbers.
(Error code: 4100)
- There has been more than one decimal point set in the value.
(Error code: 4100)
- The value of the BIN value when converted falls outside the following ranges:
(Error code: 4100)
When VAL instruction is in use $\qquad$ -32768 to 32767
When DVAL instruction is in use $\qquad$ -2147483648 to 2147483647
- No " OOH " is set within the range from the device number designated by © to the last device number of the relevant device.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program reads the character string data stored from D20 to D22 as an integer, converts it to a BIN value, and stores it at D0 when X0 is ON.
[Ladder Mode]
[List Mode]
$\left.\begin{array}{llllll|}\hline 0 & \text { [VALP } & \text { D20 } & \text { D10 } & \text { D0 } & \end{array}\right] \mid$
[Operation]

(2) The following program reads the character string data stored from D20 to D24 as an integer, converts it to a BIN value, and stores it at DO when XO is ON .
[Ladder Mode] [List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X0 |  |  |
| 1 | DVALP | D20 | D10 | D0 |
| 5 | END |  |  |  |

[Operation]

| b15-----------b8 b7------------ b0 |  |  |
| :---: | :---: | :---: |
| D20 | 37\% (7) | 20\% (space) |
| D21 | 31н (1) | 39н (9) |
| D22 | 30н (0) | 30н (0) |
| D23 | 36н (6) | 2Ен (.) |
| D24 | 31н (1) | 31н (1) |
| D25 |  |  |

### 7.11.11 Conversion from floating decimal point to character string data (ESTR(P))


(s1): 32-bit floating decimal point data to be converted or head number of the devices where the data is stored (real number)
(52) : Head number of the devices where display designation for the numerical value to be converted is stored (BIN 16 bits)
(D): Head number of the devices where the converted character string will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR |  |  | U...ida | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc * 1$ | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  | - | - | - | - |
| (D) | - | $\bigcirc$ |  | - |  | - | - | - | - |

*1:Available only in multiple Universal model QCPU

## Function

(1) Converts the 32-bit floating decimal point data designated by (51) to a character string according to the display designation specified by (s2), and stores the result into the area starting from the device number designated by (D).
(2) The post-conversion data differs depending on the display designation designated by (32).

| (32) | 0 : Decimal point format <br> 1: Exponent format | The converted data differs depending on the format selected at \$2. |
| :---: | :---: | :---: |
| (52) +1 | Total number of digits | Setting is possible in the range from 2 to 24 |
| (32) +2 | Number of digits in decimal fraction |  |

When using decimal point format


For example, in a case where there are 8 digits in total, with 3 digits in the decimal fraction part, and the value designated is -1.23456 , the operation result would be stored in the area starting from (D) in the following manner:

(a) The total number of digits that can be designated by (s2) +1 is as shown below: When the number of decimal fraction digits is " 0 "
$\qquad$ . Number of digits (max.: 24 ) $\geqq 2$
When the number of decimal fraction digits is other than "0"
$\ldots \ldots \ldots . . . . . . . .$. Number of digits (max.: 24 ) $\geqq$ (Number of decimal fraction digits +3 )
(b) The number of digits of decimal fraction part that can be designated by (22) +2 is from 0 to 7.

However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3 .
(c) The converted character string data is stored at the area starting from the device number (D) as indicated below:

1) The sign "20H" (space) will be stored if the 32-bit floating decimal point type real number is positive, and the sign "2DH" (minus sign) will be stored if it is negative.
2) If the decimal fraction part of a 32-bit floating point real number data is out of the range of the digits of decimal fraction part, the lower decimal values will be rounded off.

3) If the number of digits following the decimal point has been set at any value other than " 0 ", "2EH" (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part is " 0 ", the ASCII code " 2 EH " (.) will not be stored.
4) If the total number of digits, excluding the sign, the decimal point and the decimal fraction part, is greater than the integer part of the 32-bit floating point type real number data, "20H (space)" will be stored between the sign and the integer part.

5) The value " 00 H " is automatically stored at the end of the converted character string.

When using exponent format


For example, in a case where there are 12 digits is total, with 4 digits in the decimal fraction portion, and the value designated is -12.34567 , the operation results would be stored in the area starting from (D) in the following manner:

(a) The total number of digits that can be designated by (S2) +1 is as shown below: When the number of decimal fraction digits is "0"
.................... Number of digits (max.: 24) $\geqq 2$
When the number of decimal fraction digits is other than " 0 "
$\qquad$ Number of digits (max.: 24 ) $\geqq$ (Number of decimal fraction digits +7 )
(b) The number of digits of dicimal fraction part that can be designated by (22) +2 is from 0 to 7.

However, the number of digits in the decimal fraction portion should be equal to or less than the total number of digits minus 7 .
(c) The converted character string data is stored at the area starting from the device number (D) as indicated below:

1) If the 32-bit floating decimal point type real number data is positive in value, the sign before the integer will be stored as ASCII code " 20 H " (space), and if it is a negative value, the sign will be stored as "2DH" (-).
2) The integer portion is fixed to one digit.

20 H (space) will be stored between the integer and the sign.

3) If the decimal fraction part of the 32-bit floating point type real number is out of the range of the digits of the decimal fraction part, the lower decimal values will be rounded off.

4) If the number of digits of the decimal fraction part has been set at any value other than "0", "2EH" (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part of the number is "0", the ASCII code "2Ен" (.) will not be stored.
5) The ASCII code " 2 CH " (+) will be stored as the sign for the exponent portion of the value if the exponent is positive in value, and the code " 2 DH " $(-)$ will be stored if the exponent is a negative value.
6) The exponent portion is fixed at 2 digits. If the exponent portion is only 1 digit, the ASCII code " 30 H " (0) will be stored between the sign and the exponent portion of the number.

7) The value " OOH " is automatically stored at the end of the converted character string.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The (51) value is not within the range indicated below:
(Error code: 4100)
$0,2^{-126} \leqq \mid$ (31) $\mid<2^{128}$
- The format designated by (52) was neither 0 nor 1.
(Error code: 4100)
- The total number of digits designated by (s2) +1 is outside the ranges shown below.
(Error code: 4100)
When using decimal point format
When the number of decimal fraction digits is "0"
........................ Total number of digits $\geqq 2$
When the number of decimal fraction digits is other than "0"
$\ldots \ldots . . . . . . . . . . . . . .$. Total number of digits $\geqq$ (Number of decimal fraction digits +3 )
When using exponent format
When the number of decimal fraction digits is "0"
Total number of digits $\geqq 6$
When the number of decimal fraction digits is other than "0"
$\ldots \ldots \ldots . . . . . . . . . . . .$. Total number of digits $\geqq$ (Number of decimal fraction digits +7 )
- The number of digits designated for the decimal fraction portion of the value by (32) +2 was outside the ranges indicated below:
(Error code: 4100)
When using the decimal point format
$\ldots . . . . . . . . . . . . . . . . . .$. Number of decimal fraction digits $\leqq$ (Total number of digits -3 )
When using the exponent format Number of decimal fraction digits $\leqq$ (Total number of digits -7 )
- The value whose total digits exceeds " 24 " is specified.
(Error code: 4100)
- The device range to store the character string designated by (D) exceeds the relevant device range.
(Error code: 4101)
- The device specified by (32) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## Program Example

(1) The following program converts the 32-bit floating point type real number data which had been stored at R0 and R1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D0 when X0 goes ON.
[Ladder Mode]

> [List Mode]


| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X0 |  |  |
| 1 | ESTRP | R0 | DO |  |
| 5 | END |  |  |  |
|  |  |  |  |  |

## [Operation]

| R10 | 0 | Conversion format <br> Total number of digits <br> Number of digits in decimal fraction | Total number of digits |  | b15------------b8b7------------- b0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R11 | 7 |  |  |  | D0 | $2 \mathrm{O}_{\mathrm{H}}$ (space) |  | 20 H (space) |
| R12 | 3 |  |  | $\underbrace{\text { a }}$ | D1 | 2Ен(.) |  | 30 H (0) |
|  |  |  |  | . 3 0 | D2 | 33н (3) |  | 30 H (0) |
|  |  |  |  | $\underbrace{\text { - }}$ |  | 00H |  | 33н (3) |
| 0.032 | R 4 |  | Space | Number of digits in decimal fraction |  | 4 |  |  |

(2) The following program converts the 32-bit floating decimal point type real number data which had been stored at D0 and D1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D10 when X1C goes ON.
[Ladder Mode]

[List Mode]

[Operation]



### 7.11.12 Conversion from character string to floating decimal point data (EVAL(P))


(S): Character string data to be converted to 32-bit floating decimal point real number data or head number of the devices where the character string data is stored (character string)
(D): Head number of the devices where the converted 32 -bit floating decimal point real number data will be stored (real number)

| Setting Data | Internal Devices |  | $\mathrm{R}, \mathrm{ZR}$ | Jalat |  | U...igat. | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | - | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | - | - |

## Function

(1) Converts character string stored in the area starting from the device number designated by (S) to 32-bit floating point type real number, and stores result at device designated by (D).
(2) The designated character string can be converted to 32-bit floating point type real number data either in the decimal point format or the exponent format.

(a) When using decimal point format

(b) When using exponent format

(3) Excluding the sign, decimal point, and exponent portion of the result, 6 digits of the character string designated by © to be converted to a 32-bit floating decimal point type real number will be effective; the 7th digit on later digit will be cut from the result.
(a) When using decimal point format

(b) When using exponent format

(4) In the decimal point format, if " 2 BH " $(+)$ is specified for the sign or if the designation of sign is omitted, conversion is made assuming a positive value.
If "2DH" (-) is specified for the sign, the character string is converted assuming a negative value.
(5) In the exponent format, if " 2 BH " (+) is specified for the sign in the exponent portion or if the designation of sign is omitted, conversion is made assuming a positive value.
If " 2 DH " $(-)$ is specified for the sign in the exponent portion, the character string is converted assuming a negative value.
(6) In a case where the ASCII code " 20 H (space)" or " 30 H " (0) exists between numbers not including the initial zero in a character string specified by (s), it will be ignored when the conversion is done.

(7) In a case where the ASCII code " $30 \mathrm{H}(0)$ " exists between the character " E " and a number in an exponent format character string, the " 30 H " would be ignored when the conversion is performed.

(8) If the " 20 H " (space) code is contained in the character string, the code is ignored in the conversion.
(9) Up to 24 characters can be set for a character string.

The codes " 20 H " (space) and " 30 H " ( 0 ) contained in the character string are also counted as a character.

## OO Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The integer portion or the decimal fraction portion contains a character other than one in the range of from " 30 H " (0) to " 39 H " (9).
(Error code: 4100)
- There are two or more occurrences of the character "2EH" (.) in the character string designated by (D).
(Error code: 4100)
- The exponent portion contains the code (character) other than "45 ${ }_{H}$ "(E), "2B ${ }_{H}$ "(+), "45H"(E) or "2DH"(- ), or the string contains more than one exponent portion.
(Error code: 4100)
- Data after conversion is not within the following range.
(Error code: 4100)
$0,2^{-126} \leqq \mid$ data after conversion $\mid<2^{128}$
- The code " 00 H " does not appear in the range from © to the relevant device.
(Error code: 4101)
- The number of characters in the character string following (s) is either 0 or more than 24.
(Error code: 4100)


## Program Example

(1) The following program converts the character string stored in the area starting from R0 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1 when X20 is turned ON.
[Ladder Mode] [List Mode]

[Operation]


(2) The following program converts the character string stored in the area starting from D10 to a 32-bit floating decimal point type real number, and stores the result at D100 and D101 when X20 is turned ON.
[Ladder Mode]

[Operation]

| b15------------ b8b7------------ b0 |  |  | D101 D100 |
| :---: | :---: | :---: | :---: |
| D10 | 20н (space) | 20н (space) |  |
| D11 | 2Ен(.) | 31н(1) |  |
| D12 | 33н (3) | 32н (2) |  |
| D13 | 35 (5) | 34 ${ }^{\text {(4) }}$ | 1.234 $5 \mathrm{E} \mathrm{-2}$ |
| D14 | 2Dн (-) | 45H (E) |  |
| D15 | 32н (2) | $30 \mathrm{H}(0)$ |  |
| D16 |  |  |  |



## [List Mode]

| Step | Instruction |  |
| :---: | :--- | :--- |
| Device |  |  |
| 0 | LD | X20 |
| 1 | EVALP | D10 |
| 4 | END |  |

### 7.11.13 Conversion from hexadecimal BIN to ASCII (ASC(P))


(S) : Head number of the devices where BIN data to be converted to a character string is stored (BIN 16 bits)
(D) : Head number of the devices where the converted character string will be stored (character string)
n : Number of characters to be stored (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J: |  | U迷: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  | - |

(1) Converts the BIN 16-bit data stored in the area starting from the device designated by © to ASCII by treating the BIN data in hexadecimal representation. Then, stores the converted data into the area starting from the device designated by (D), for the number of characters specified by $n$.


| (S) | 1н | 2 H | 3H | 4 H |
| :---: | :---: | :---: | :---: | :---: |
| (S) +1 | 5H | 6 H | 7н | 8H |
| (S) +2 | $\mathrm{FH}^{\prime}$ | Ен | DH | CH |
| (S) +3 | Ан | 9 H | BH | 6 H |



| (D) | 33н(3) | 34 | 4 |
| :---: | :---: | :---: | :---: |
| (D) +1 | 31н(1) | 32н (2) |  |
| (D) +2 | 37н (7) | 38н (8) |  |
| (D) +3 | 35 ${ }_{\text {( }}$ (5) | 36н (6) | When " 15 " is |
| (D) +4 | 44н (D) | 43н (C) |  |
| (D) +5 | 46н (F) | 45 (E) |  |
| (D) +6 | 42н (B) | 36н (6) |  |
| (D) +7 | 00H | 39н (9) | v |

(2) The use of $n$ to set the number of characters causes the BIN data range designated by and the character string storage device range designated by (D) to be set automatically.
(3) Processing will be performed accurately even if the device range where BIN data to be converted is being stored overlaps with the device range where the converted ASCII data will be stored.

| D11 | 4H | 3H | 2H | 1H |
| :---: | :---: | :---: | :---: | :---: |
| D12 | 8H | 7H | 6 H | 5H |
| D13 |  |  | Ан | 9 H |



| D10 | 32H | 31H |
| :---: | :---: | :---: |
| D11 | 34 | 33 |
| D12 | 36 H | 35 H |
| D13 | 38 | 37 H |
| D14 | 41H | 39 |

(4) If an odd number of characters has been designated by n , the ASCII code " 00 H " will be automatically stored in the upper 8 bits of the final device in the range where the character string is to be stored.
When 5 characters have been designated by $n$.

(5) If the number of characters designated by n is " 0 ", conversion processing will not be conducted.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The range for the number of characters designated by n following the device number designated by (s) exceeds the relevant device range.
(Error code: 4101)
- The range for the number of characters designated by n following the device number designated by (D) exceeds the relevant device range.
(Error code: 4101)


## Program Example

(1) The following program reads the BIN data being stored at D0 as hexadecimal values, converts them to a character string, and stores the result from D10 to D14 when X0 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

| D0 | С | 7 H | 2 H | 9н |
| :---: | :---: | :---: | :---: | :---: |
| D1 | OH | 5 H | А ${ }_{\text {H}}$ | FH |
| D2 | OH | OH | 2 H | 2 H |



| \{D10 | 32H (2) | 39 H (9) |
| :---: | :---: | :---: |
| D11 | 43H (C) | 37\% (7) |
| D12 | 41H (A) | 46н (F) |
| D13 | 30н (0) | 35 ${ }^{\text {(5) }}$ |
| D14 | 32H (2) | 32 H (2) |

### 7.11.14 Conversion from ASCII to hexadecimal BIN (HEX(P))


(S) : Head number of the devices where a character string to be converted to BIN data is stored (character string)
(D) : Head number of the devices where the converted BIN data will be stored (BIN 16 bits)
n : Number of characters to be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...al |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Converts the number of characters of hexadecimal ASCII data designated by n stored in the area starting from the device number designated by (S) into BIN values and stores them in the area starting from the device number designated by (D).


For example, if the number 9 has been designated by n , the operation would be as follows:

(2) When the number of characters is specified for $n$, the range of characters designated by © as well as the device range designated by (D) in which the BIN data will be stored are automatically decided.
(3) Accurate processing will be conducted even in cases where the range of devices where the ASCII code to be converted is being stored overlaps with the range of devices that will store the converted BIN data.

(4) If the number of characters designated by $n$ is not divisible by 4 , " 0 " will be automatically stored after the designated number of characters in the final device number of the devices which are storing the converted BIN values.

| (S) | 32н(2) | 42н (B) |  | 1 | A | 2 | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (S) +1 | 31н(1) | 41H (A) |  | 0 | 0 | 0 | 8 |
| (S) +2 | 43 H (C) | 38 H (8) |  |  |  |  |  |

(5) If the number of characters designated by n is " 0 ", conversion processing will not be conducted.
(6) ASCII code that can be designated by © includes from " 30 H " to " 39 H " and from " 41 H " to " 46 H ".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Characters outside the hexadecimal character string (that is, characters that are not in the range of from " 30 н" to " 39 н", or from " 41 н" to " 46 н") have been set by © .
(Error code: 4100)
- The range for the number of characters designated by n following the device number designated by (s) exceeds the relevant device range.
(Error code: 4101)
- The range for the number of characters designated by n following the device number designated by (D) exceeds the relevant device range.
(Error code: 4101)
- The number of characters designated by n is a negative value.
(Error code: 4101)


## Program Example

(1) The following program converts the character string being stored from D0 to D4 to BIN data and stores the result from D10 to D14 when X0 goes ON.
[Ladder Mode]


## [Operation]

| D0 | 42н (B) | 36н (6) |  | 2 H | 5 H | Вн | 6 H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | 32H (2) | 35 H (5) | $\square$ | 3H | 1H | 7H | Ан |
| D2 | 37H (7) | 41H (A) |  | OH | OH | 9 H | 7 H |
| D3 | 33H (3) | 31н (1) |  |  |  |  |  |
| D4 | 39H (9) | 37 ${ }^{\text {(7) }}$ |  |  |  |  |  |

[List Mode]


### 7.11.15 Extracting character string data from the right or left (RIGHT(P),LEFT(P))


(S) : Character string or head number of the devices where the character string is stored (character string)
(D) : Head number of the devices where the character string consisting of $n$ characters starting from the right or left of (S) will be stored (character string)
n : Number of characters to be extracted (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...1.a |  | U:\#GIM: | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - | - |

## Function

## RIGHT

(1) Stores $n$ number of characters from the right side of the character string (the end of the character string) being stored in devices starting from that whose number is designated by (S), in devices starting from that whose number is designated by (D).


When $\mathrm{n}=5$

(2) The NULL code ( 00 H ) indicating the end of the character string is automatically appended at the end of the character string. Refer to 3.2.5 for the format of the character string data.
(3) If the number of characters designated by $n$ is " 0 ", the NULL code $(00 \mathrm{H})$ will be stored at © .

## LEFT

(1) Stores $n$ number of characters from the left side of the character string (the beginning of the character string) being stored in devices starting from that whose number is designated by (S), in devices starting from that whose number designated by (D).


When $\mathrm{n}=7$

| $\begin{aligned} & \text { (S) } \\ & \text { (S) }+1 \end{aligned}$ |  |  |  | b15------------b8b7-------------b- ${ }^{\text {b }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 42H(B) | 41H(A) |  | 42H (B) | 41н (A) |
|  | 44 H (D) | 43H (C) | (D) +1 | 44н (D) | 43H (C) |
| (S) +3 | 46 H (F) | 45H(E) | (D) +2 | 46н (F) | 45 H (E) |
| (S) +4 | 32H (2) | 31н (1) | (D) +3 | 00н | 31H(1) |
| (S) +5 | 00H | 35 H (5) | de for acter |  |  |

(2) The NULL code $(00 \mathrm{H})$ indicating the end of the character string is automatically added to the end of the character string.
Refer to 3.2 .5 for the format of the character string data.
(3) If the number of characters designated by n is " 0 ", the NULL code $(00 \mathrm{H})$ will be stored at (D).

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO. - The value of $n$ exceeds the number of characters designated by (s).
(Error code: 4101)

- The range of $n$ characters from (D) exceeds the relevant device. (Error code: 4101)


## $\square$ Program Example

(1) The following program stores 4 characters of data from the rightmost of the character string stored in the area starting from R0, and stores it into the area starting from D0 when X0 is turned ON.

## [Ladder Mode]


[List Mode]


ASCII code for the 4th character
(2) The following program stores the number of characters corresponding to the value being stored in D0 from the left of the character string data being stored at D100 to the area starting from R10 when X1C is turned ON.
[Ladder Mode]

## [List Mode]



| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X1C |  |  |
| 1 | LEFTP | D100 | R10 | D0 |
| 5 | END |  |  |  |

[Operation]


### 7.11.16 Random selection from and replacement in character strings (MIDR(P),MIDW(P))


(51): Character string or head number of the devices where the character string is stored (character string)
(D): Head number of the devices where a character string data obtained as the result of operation will be stored (character string)
(22): Head number of the devices where the location of the first character and the number of characters will be stored (BIN 16 bits)

- (2) : Position of first character
- (22) +1: Number of characters



## 5 Function

## MIDR

(1) Extracts the character string data of (82 +1 characters, starting from the position designated by (32), counted from the left end of the character string data designated by (31), and stores the extracted data into the area starting from the device designated by (D).

(2) The NULL code $(00 \mathrm{H})$ indicating the end of the character string is automatically added to the end of the character string.
Refer to 3.2 .5 for the format of the character string data.
(3) No processing will be conducted if the number of characters designated by $\Omega_{2}+1$ is " 0 ".
(4) If the number of characters designated by (32) +1 is " -1 ", stores the data up to the final character designated by © starting from the device designated by (D).


## MIDW

(1) Extracts the character string data of (s2) +1 characters, starting from the left end of the character string data designated by (51), and stores the extracted data to the character string data designated by (D) in the area starting from the position designated by (32) from the left end.

Before execution

(2) The NULL code $(00 \mathrm{H})$ indicating the end of the character string is automatically added to the end of the character string.

Refer to 3.2 .5 for the format of the character string data.
(3) No processing will be conducted if the number of characters designated by $\Omega_{2}+1$ is " 0 ".
(4) If the number of characters designated by (32) +1 exceeds the final character from the character string data designated by (D), data will be stored up to the final character.

| (S1)$\text { (S1) }+1$ | b15------------b8b7------------ b0 |  |
| :---: | :---: | :---: |
|  | 31\% (1) | 30н (0) |
|  | 33- (3) | 32н (2) |
| (11) +2 | 35H (5) | 34н (4) |
| (S1) +3 | 37\% (7) | 36н (6) |
| (11) +4 | 00H | 38н (8) |


| $(52)$ | 5 |
| :--- | ---: |
| $(52)+1$ |  |
|  |  |

Position counted from the left end of character string data designated by (D)
Number of characters counted
from the left end of character string data designated by (S1)

| Before execution |  |  |
| :---: | :---: | :---: |
| (D) | 42н (B) | 41н (A) |
| (D) +1 | 44н (D) | 43H (C) |
| (D) +2 | 46н (F) | 45 ${ }_{\text {( }}(\mathrm{E})$ |
| (D) +3 | 48H (H) | 47H (G) |
| (D) +4 | 00 H | 49H (I) |
| "ABCDEFGHI" <br> After execution |  |  |
| (D) | 42н (B) | 41н (A) |
| (D) +1 | 44 ${ }_{\text {( }}$ (D) | 43H (C) |
| (D) +2 | 31H (1) | 30H (0) |
| (D) +3 | 33H (3) | 32H (2) |
| (D) +4 | 00 H | 34 ${ }^{\text {(4) }}$ |
| "ABCD01234" |  |  |
| Characters "35н" (5) to "37н" (7) are not stored. |  |  |

(5) If the number of characters designated by (52) +1 is " -1 ", stores the data up to the final character designated by (S1) to the area starting from the device designated by (D).

| (S1)$\text { (S1) }+1$ | b15------------b8b7------------ b0 |  | (D)$\text { (D) }+1$ | Before execution 15-------------b8b7---- |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 42н (B) | 41н (A) |
|  | 31H (1) | 30н (0) |  | 44н (D) | 43н (C) |
|  | 33 ( 3 ) |  |  | 46H (F) | 45H (E) |
| (S1) +2 | 35 ${ }_{\text {H }}$ (5) | 34 ${ }^{\text {(4) }}$ |  | (D) +3 <br> (D) +4 <br> (D) +5 | 48H (H) | 47\% (G) |
| (S1) +3 | 00H |  | 4Ан (J) |  | 49н (I) |
|  | 2-1 | "012345" | 00H |  | 4Bн (K) |
| (s2)$\text { (S2) }+1$ |  | Position counted from the left end of character string data designated by (D) <br> Number of characters counted from the left end of character string data designated by $\$ 1$ | "ABCDEFGHIJK" <br> After execution |  |  |
|  |  |  |  |  |  |  |
|  |  |  | (D)$\begin{aligned} & \text { (D) }+1 \\ & \text { (D) }+2 \\ & \text { (D) }+3 \end{aligned}$ | 30H (0) | 41н (A) |
|  |  |  |  | 32H (2) | 31н (1) |
|  |  |  |  | 34 H (4) | 33H (3) |
|  |  |  |  | 48\% (H) | 35\% (5) |
|  |  |  | (D) +4 | 4Ан (J) | 49н (1) |
|  |  |  | (D) +5 | 00H | 4В ${ }_{\text {( }}$ (K) |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.
For MIDR instruction

- The value of (S2) exceeds the number of characters designated by (S1). (Error code: 4101)
- The (32) +1 number of characters from position (D) exceeds the (D) device range.
(Error code: 4101)
- The (s2) +0 value is 0 .
(Error code: 4101)
- " 00 H " does not exist in the specified devices that follow the device specified for $(51)$.
(Error code: 4101)


## For MIDW instruction

- The value of (2) exceeds the number of characters designated by © . (Error code: 4101)
- The (32) +1 value exceeds the number of characters for (31).
- The (52) +0 value is 0 .
(Error code: 4101)
- " 00 H " does not exist in the specified devices that follow the device specified for © 51 .
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program stores the 3rd character through the 6th character from the left of the character string stored in the area starting from D10 at devices starting from D0 when X0 is turned ON.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program stores 4 characters of the character string data stored in the area starting from D0 into the area starting from the 3rd character from the left of the character string data in the area starting from D100 when X0 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 5 | $\begin{aligned} & \text { LD } \\ & \text { MIDWP } \end{aligned}$ END | $\begin{aligned} & \text { XO } \\ & \text { DO } \end{aligned}$ | D100 |

## [Operation]

| D0 | 31н (3) | 32н (2) |
| :---: | :---: | :---: |
| D1 | 45H (E) | 46н (F) |
| D2 | 33H (3) | 30н (0) |
| D3 | 00H |  |
| "21FE03" |  |  |



### 7.11.17 Character string search (INSTR(P))


(51) : Character string to be searched or head number of the devices where the character string to be searched is stored (character string)
(52) : Character string in which a search is performed or head number of the devices where the character string is stored (character string)
(D) : Head number of the devices where the result of search will be stored (BIN 16 bits)
n : Location to start the search (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..:1... |  | U | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (51) | - | $\bigcirc$ |  |  |  | - |  | - | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  |  |  | - |  | - | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - | - |

## 3 Function

(1) Searches for the character string data designated by (51) in the area starting from the nth character from the left of the character string data designated by (s2) and stores the result of search at the device designated by (D).
As the result of search, the location of match, counted in the number of characters from the first character of the character string data designated by (\$2), is stored.
When $\mathrm{n}=3$

(D) 5

Stores the position of the found character, counted by the number of characters from the 1st character in the character string data designated by S2.
(2) If there is no matching character string data, stores " 0 " at ©

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of $n$ exceeds the number of characters for (s2).
(Error code: 4100)
- 00 H (NULL) does not exist within the corresponding device range after the device designated by (31), (32).
(Error code: 4100)
- The value of n is negative number or " 0 ".
(Error code: 4100)


## $\square$ Program Example

(1) The following program searches from the 5th character from the left of the character string data stored in devices starting from R0 for the character string data in devices starting from D0, and stores the results at D100 when X0 goes ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 1 6 | $\begin{aligned} & \text { LD } \\ & \text { INSTRP } \end{aligned}$ END | $\begin{aligned} & \text { XO } \\ & \text { DO } \end{aligned}$ | R0 | D100 | K5 |

[Operation]

(2) The following program searches from the 3rd character from the left of the character string data being stored in devices starting from D0 for the character string data "AB", and stores the results of the search at D100 when X1C goes ON.
[Ladder Mode]
[List Mode]

[Operation]


### 7.11.18 Insertion of character string (STRINS(P))



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S) : Character string to be inserted or head number (character string) of the devices where insert character strings are stored
(D) : Head number (character string) of the devices where insert character strings are stored
n : Insert position (Setting range: $1 \leqq \mathrm{n} \leqq 16383$ ) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jal.al |  | U...ig:... | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - | - |
| n | - | $\bigcirc$ |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - | - |

## Function

(1) This instruction inserts the character string data specified by © to the nth device (insert position) from the initial character string data stored in the devices specified by © .
Insert position: $\mathrm{n}=3$

(2) This instruction stores the NULL code ( 00 H ) into the device (1 word) that positions after the last device where the character string data are stored, if the character string () + © ) value is even after the insertion.
(3) This instruction stores the NULL code ( 00 H ) into the last device (high 8 bits) where the character string data are stored, if the character string ()+(D) value is odd after the insertion.
(4) This instruction links the device, where the character string data are stored, specified by (s) with the last device specified by (D), if $n$ is specified by the number of devices specified by (D) plus one.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The number of characters in the devices specified by © , (D), or the devices specified by (ⓢ+(D) ) after the insertion exceeds 16383 characters.
(Error code: 4100)
- The value specified by n is not within the specified range. $(1 \leqq \mathrm{n} \leqq 16383)$
(Error code: 4100)
- The value specified by $n$ exceeds the number of the devices specified by (D) plus one.
(Error code: 4100)
- The devices, that store character strings, specified by (s) overlaps with even one of the devices specified by (D).
(Error code: 4101)
- The range of the devices specified by (S + (D) in which character strings data have been inserted exceeds the specified device range.
(Error code: 4101)
- The NULL code $(00 \mathrm{H})$ does not exist within the specified device range after the device specified by (S) or (D).
(Error code: 4101)
- The range of the devices specified by (ⓢ+(D) in which character strings data have been inserted overlaps with the range of the devices specified by © that store the character string data.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program inserts the character string data stored in the device D0 and up to the fourth device from the initial character string data stored in D20 and up, when M0 is turned on.
[Ladder Mode]

[STRINS D0 |  |
| :---: | :---: | :---: | :---: |

[Operation]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :---: |
|  | LD | MO |  |
| 1 | STRINS | D0 | D20 |
| 5 | END |  |  |
|  |  |  |  |



D20 character string PRO584GRAMABCD

### 7.11.19 Deletion of character string (STRDEL(P))


$Q n U(D)(H) C P U:$ The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.


| Setting Data | (D) : Head number (character string) of the devices where character strings to be deleted are stored <br> n 1 : Deletion start position (Setting range $1 \leqq \mathrm{n} 1 \leqq 16383$ ) (BIN 16 bits) <br> n2 : Number of characters to be deleted (Setting range $1 \leqq n 2 \leqq 16384-n 1$ ) (BIN 16 bits) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices |  | R, ZR | 小等: |  | U...igan | Zn | $\begin{gathered} \text { Constants } \\ \hline \mathrm{K}, \mathrm{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - |  |  |  |  | - |  | - | - |
| n1 | - |  |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - |
| n2 | - |  |  |  |  | $\bigcirc$ |  | $\bigcirc$ | - |

## $\Sigma$ Function

(1) This instruction deletes n 2 characters data in the devices specified by (D) starting from the device (insert position) specified by n 1 .
Device position where character string data to be deleted: $\mathrm{n} 1=3$
Number of characters to be deleted: n2 $=5$

(2) This instruction stores the NULL code ( 00 H ) into the device (one word) that positions after the last device that stores the character string data when the character string data specified by (D) is even, after the characters are deleted.
(3) This instruction stores the NULL code ( 00 H ) into the last device (high 8 bits) that stores the character string data when the character string data specified by (D) is odd, after the characters are deleted.
(4) This instruction shifts the characters stored in the devices that position after the deleted devices by n 2 characters to the right, and then stores the NULL code (00н) into the empty device.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The number of characters in the devices specified by (D) exceeds 16383.
(Error code: 4100)
- The value specified by n 1 is not within the range. $(1 \leqq \mathrm{n} 1 \leqq 16383) \quad$ (Error code: 4100$)$
- The value specified by n 1 exceeds the number of characters in the devices specified by (D).
(Error code: 4100)
- The value specified by n2 exceeds the number of characters in the devices starting from n 1 th to the last devices position.
(Error code: 4100)
- The value specified by n 2 is negative.
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program deletes the fourth to the seventh characters in the character string data stored in the devices D0 and up, when M0 is turned on.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | MO |  |
| 5 | STRDEL | D0 | K4 |

K7
[Operation]


### 7.11.20 Floating decimal point to $\mathrm{BCD}(\mathrm{EMOD}(\mathrm{P}))$


(51) : 32-bit floating decimal point real number data or head number of the devices where the floating decimal point real number data is stored (real number)
(22): Decimal fraction digits data (BIN 16 bits)
(D): Head number of the devices where the data after break down into BCD will be stored (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | Jalalin |  |  | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | E |  |
| (51) | - |  |  | - |  |  | $\bigcirc * 1$ | - | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  | $\bigcirc$ |  |  | $\bigcirc$ | $\bigcirc$ | - | - |
| ( $)$ | - |  |  | - |  |  | - | - | - | - |

*1:Available only in multiple Universal model QCPU

## $\Sigma$ Function

(1) Dissociate the 32-bit floating decimal point data designated by (51) into BCD type floating point format based on the decimal fraction digits specified by (s2), and stores the result into the area starting from the device designated by (D).

(22) specifies the decimal fraction digits of the 32-bit floating decimal point real number data of (51). In the example above, a decimal fraction digit is designated as shown below:
3.25427
(S2) $=3$

(2) The 7th digit of the significant digits being stored at (D) +1 and (D) +2 is rounded off to make a 6-digit number.


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The decimal fraction digit designated by ©2) is outside the range of from 0 to 7 .
(Error code: 4100)
- The device range designated by (D) exceeds the range of the relevant device.
(Error code: 4101)
- The 32-bit floating point real number specified by (51) is outside the following range.

$$
0,2^{-126} \leqq \mid \text { device } \mid<2^{128}
$$

(Error code: 4100)

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\square$ Program Example

(1) The following program breaks down the 32-bit floating decimal point type real number data stored at D0 and D1 into BCD according to the decimal fraction digits as designated by R10, and stores the results into the area starting from D100 when X0 is turned ON. [Ladder Mode]

## [List Mode]


[Operation]


### 7.11.21 From BCD format data to floating decimal point (EREXP(P))


(51) : Head number of the devices where BCD type floating point format data is stored (BIN 16 bits)
(22): Decimal fraction digits data (BIN 16 bits)
(D): The device where the converted 32 -bit floating point real number data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J.al |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  | - | - | - | - |
| (52) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  | ) | $\bigcirc$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | ) | $\bigcirc * 1$ | - | - |

*1:Available only in multiple Universal model QCPU

## $\mathcal{F}$ Function

(1) Converts the BCD type floating point data designated by ©1) to the 32-bit floating decimal point real number data according to the decimal fraction digits specified by (s2), and stores the result into the area starting from the device designated by (D).

(2) The sign at (51) and the sign for the exponent part at (31) +3 is set at 0 for a positive value and at 1 for a negative value.
(3) 0 to 38 can be set for the BCD exponent of (S1) +4 .
(4) 0 to 7 can be set for the decimal fraction digits of (52).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The format designated by (51) was neither 0 nor 1 .
(Error code: 4100)
- A value other than 0 to 9 exists in the each digit of $(51)+1$ and $(51+2$. (Error code: 4100)
- The format designation made by (51) +3 is something other than 0 or 1 .
(Error code: 4100)
- The exponent data designated by (51) +4 is outside the range of from 0 to 38 .
(Error code: 4100)
- The decimal fraction digit designated by (22) is outside the range of from 0 to 7.
(Error code: 4100)
- The device specified by (51) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program converts the BCD type floating decimal point format data being stored in devices starting from D0 to 32-bit floating decimal point type real number data based on the decimal fraction digit being stored at D10, and stores the result at D100 and D101 when X0 goes ON.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | LD |  |  |  |
| 1 | EREXPP | X0 |  |  |
| 5 | END | D0 | D10 | D100 |
|  |  |  |  |  |

[Operation]


### 7.12 Special function instructions

### 7.12.1 SIN operation on floating-point data (Single precision) (SIN(P))



Basic model QCPU: The upper five digits of the serial No. are "04122" or larger

(s) : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | 小而: |  | U...igal | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | O | $\bigcirc{ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | ) | $\bigcirc{ }^{* 1}$ | - | - |

Function
(1) Returns the SIN (sine) value of the angle designated at (S) and stores the operation result in the device number designated at (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RAD and DEG instructions.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The value of the specified device is -0 . ${ }^{*}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)
$2^{128} \leqq$ | Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\triangle$ Program Example

(1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 and D1 as 32-bit floating decimal point type real numbers.

## [Ladder Mode]



## [List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SM400 |  |  |
| 1 | BIN | K4220 | D30 |  |
| 4 | FLT | D30 | D20 |  |
| 7 | RAD | D20 | D10 |  |
| 10 | SIN | D10 | D0 |  |
| 13 | END |  |  |  |
|  |  |  |  |  |

[Operations involved when X20 to X2F designate a value of 150]


### 7.12.2 SIN operation on floating-point data (Double precision) (SIND(P))


(s) : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J? |  | U | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The SIN (sine) value of the angle specified by © is calculated and its result is stored into the device specified by (D).

(2) Angles designated at (s) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RADD and DEGD instructions.
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow):

$$
2^{1024} \leqq \mid \text { Operation result | }
$$

(Error code: 4141)

## $\triangle$ Program Example

(1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 to D3 as 64-bit floating decimal point type real numbers.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | ${ }_{\text {LDIN }}$ | SM400 |
| 1 | BIN | K4×20 D30 |
| 3 | FLTD | D30 D20 |
| 6 | RADD | D20 D10 |
| 9 | SIND | D10 D0 |
| 12 | END |  |

[Operations involved when X20 to X2F designate a value of 150]


### 7.12.3 $\operatorname{COS}$ operation on floating-point data (Single precision) (COS(P))


(s) : Angle data of which the $\operatorname{COS}$ (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR |  |  | U | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{* 1}$ | - | - |

## $\sqrt{3}$ Function

(1) Returns the COS (cosine) value of the angle designated by © and stores operation result at device number designated by (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RAD and DEG instructions.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is -0 . *2
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)
$2^{128} \leqq$ | Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\triangle$ Program Example

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X 20 to X 2 F , and stores results as 32-bit floating decimal point type real numbers at D0 and D1.

## [Ladder Mode]



## [List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SM400 |  |  |
| 1 | BIN | K4X20 | D30 |  |
| 4 | FLT | D30 | D20 |  |
| 7 | RAD | D20 | D10 |  |
| 10 | COS | D10 | D0 |  |
| 13 | END |  |  |  |

[Operations involved when X20 to X2F designate a value of 60]


### 7.12.4 COS operation on floating-point data (Double precision) (COSD (P))


(S) : Angle data of which the COS (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J..1) |  | U ...igat... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## 3 Function

(1) The COS (cosine) value of the angle specified by © is calculated and its result is stored into the device specified by (D).

(2) Angles designated at (ⓢ are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RADD and DEGD instructions.
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140) $0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
- The result exceeds the following range (Operation results in an overflow): $2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X20 to X2F, and stores results as 64-bit floating decimal point type real numbers at D0 to D3.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | BIN | K4×20 D30 |
| 3 | FLTD | D30 D20 |
| 6 | RADD | D20 D10 |
| 9 | COSD | D10 D0 |
| 12 | END |  |

[Operations involved when X20 to X2F designate a value of 60]


### 7.12.5 TAN operation on floating-point data (Single precision) (TAN(P))


(S) : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J...al |  | U...\|ciat | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | - | - |

## Function

(1) Returns the tangent (TAN) value of the angle data designated by © , and stores operation result in device designated by (D).

(2) Angles designated at (s) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RAD and DEG instructions.
(3) When angles designated by (S) are $\pi / 2$ radians, or (3/2) $\pi$ radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Operation results are outside the range shown below:
$0,2^{-126} \leqq$ operation result $\mid<2^{128}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
- The value of the specified device is -0 . *3 (For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*3: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)
$2^{128} \leqq$ | Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## Program Example

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 32-bit floating decimal point type real numbers at D0 and D1.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | SM4400 |  |
| 1 | BIN | K4X20 | D30 |
| 4 | FLT | D30 | D20 |
| 7 | RAD | D20 | D10 |
| 10 | TAN | D10 | D0 |
| 13 | END |  |  |

[Operations involved when X20 to X2F designate a value of 135]


### 7.12.6 TAN operation on floating-point data (Double precision) (TAND(P))



## TAND



TANDP
(S) : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, zR | J...) |  | U:.ili... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

Function
(1) The TAN (tangent) value of the angle specified by © is calculated and its result is stored into the device specified by (D).

(2) Angles designated at (s) are set in radian units (degrees $\times \pi / 180$ ). For conversion between degrees and radian values, see the RADD and DEGD instructions.
(3) When angles designated by © are $\pi / 2$ radians, or (3/2) $\pi$ radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.
(4) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow): $2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 64-bit floating decimal point type real numbers at D0 to D3.
[Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
|  |  | LD | SM4400 |  |
| 1 | BIN |  |  |  |
| 3 | BLLD | K4X20 | D30 |  |
| 6 | FLDD | D30 | D20 |  |
| 9 | RAND | D20 | D10 |  |
| 12 | END | D10 | D0 |  |
|  |  |  |  |  |

[Operations involved when X20 to X2F designate a value of 135]


### 7.12.7 $\mathrm{SIN}^{-1}$ operation on floating point data (Single precision) (ASIN(P))


(S) : SIN value of which the $\mathrm{SIN}^{-1}$ (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting <br> Data | Internal Devices |  | R, ZR | 小等: |  | U...igata | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU only.

## Function

(1) Returns the $\mathrm{SIN}^{-1}$ angle of the SIN value designated by © , and stores operation results at word device designated by (D).

(2) The SIN value designated by (S) can be in the range from - 1.0 to 1.0.
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value designated by (s) is outside the range of from - 1.0 to 1.0. (Error code: 4100)
- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
(Error code: 4140)
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
- The value of the specified device is -0 . ${ }^{*}$
(For the High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. Refer to 3.2.4 for details.
- The result exceeds the following range (Operation results in an overflow) (For the Universal model QCPU only)
$2^{128} \leqq \mid$ Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\square$ Program Example

(1) The following program seeks the inverse sine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | SM400 |  |
| 1 | ASIN | D0 |  |
| 4 | DEG | D10 | D200 |
| 7 | INT | D20 | D30 |
| 10 | BCD | D30 | K4Y40 |
| 13 | END |  |  |
|  |  |  |  |

[Operations involved when the D0 and D1 value is 0.5]


### 7.12.8 $\mathrm{SIN}^{-1}$ operation on floating-point data (Double precision) (ASIND(P))


(S) : SIN value of which the $\operatorname{SIN}^{-1}$ (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting <br> Data | Internal Devices |  | R, ZR | 小等: |  | U: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## 5 Function

(1) The angle is calculated from the SIN (sine) value specified by © is and its result is stored into the device specified by (D).

(2) The SIN value designated by (S) can be in the range from - 1.0 to 1.0.
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
(4) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The value specified by © is within the double-precision floating-point range and outside the range of -1.0 to 1.0 .
(Error code: 4100)
- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\square$ Program Example

(1) The following program seeks the inverse sine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

## [Ladder Mode]



## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD ${ }_{\text {AS }}$ IND | SM400 |
| 1 | AEGD | $\begin{array}{ll}\text { D0 } \\ \text { D10 } & \text { D10 } \\ \text { D20 }\end{array}$ |
| 7 | INTD | D20 D30 |
| 10 | BCD | D30 K4Y40 |
| 12 | END |  |

[Operations involved when the D0 to D3 value is 0.5 ]


### 7.12.9 $\mathrm{COS}^{-1}$ operation on floating-point data (Single precision) (ACOS(P))

ACOS

ACOSP

(s) : $\operatorname{COS}$ value of which the $\operatorname{COS}^{-1}$ (inverse cosine) value is obtained or head number of the devices where the COS value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J...1.al |  | U:..iga | Zn | Constants <br> E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{* 1}$ | - | - |

(1) Returns the $\operatorname{COS}^{-1}$ angle of the COS value designated by © , and stores operation result at word device designated by (D).

(2) The COS value designated by © can be in the range of from -1.0 to 1.0 .
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value designated by (s) is outside the range of from - 1.0 to 1.0. (Error code: 4100)
- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
(Error code: 4140)
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
- The value of the specified device is -0 . *2
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if - 0 is specified. Refer to 3.2.4 for details.
- The result exceeds the following range (Operation results in an overflow) (For the Universal model QCPU only) $2^{128} \leqq$ | Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\triangle$ Program Example

(1) The following program seeks the inverse cosine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F. [Ladder Mode]


Calculates an angle (radian value) by $\mathrm{COS}^{-1}$ operation (1)
Converts the radian value into an angle (2))
Converts the angle in 32-bit floating-point real number into an integer (3)
Outputs the integer-converted angle
to a display device (4)

## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | ACOS | D0 | D10 |
| 4 | DEG | D10 | D20 |
| 7 | INT | ${ }_{\text {D20 }}$ |  |
| 13 | END |  |  |

[Operations involved when the D0 and D1 value is 0.5 ]


### 7.12.10 $\mathrm{COS}^{-1}$ operation on floating-point data (Double precision) (ACOSD(P))


(S) : $\operatorname{COS}$ value of which the $\operatorname{COS}^{-1}$ (inverse cosine) value is obtained or head number of the devices where the $\operatorname{COS}$ value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:...... |  | U | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## 3 Function

(1) The angle is calculated from the COS (cosine) value specified by © is and its result is stored into the device specified by (D).

(2) The COS value designated by (S) can be in the range of from -1.0 to 1.0 .
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
(4) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The value specified by (s) is within the double-precision floating-point range and outside the range of -1.0 to 1.0 .
(Error code: 4100)
- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\square$ Program Example

(1) The following program seeks the inverse cosine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F. [Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
|  |  | LD | SM400 |  |
| 1 | ACOSD | D0 | D10 |  |
| 4 | DEGD | D10 | D20 |  |
| 7 | INTD | D20 | D30 |  |
| 10 | BCD | D30 | K4Y40 |  |
| 12 | END |  |  |  |

[Operations involved when the D0 to D3 value is 0.5 ]


### 7.12.11 TAN $^{-1}$ operation on floating-point data (Single precision) (ATAN(P))


(S) : TAN value of which the TAN ${ }^{-1}$ (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J..1) |  | U...icia | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | ) | $\bigcirc{ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc{ }^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU only.

## Function

(1) Returns the TAN ${ }^{-1}$ angle of the TAN value designated by © , and stores operation results at word device designated by (D).

(2) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
(Error code: 4140)
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
- The value of the specified device is -0 . *2 (For the High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. Refer to 3.2.4 for details.
- The result exceeds the following range (Operation results in an overflow) (For the Universal model QCPU only) $2^{128} \leqq$ | Operation result |
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\triangle$ Program Example

(1) The following program seeks the inverse tangent of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F. [Ladder Mode]


## [List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :--- |
|  |  | LD | SM400 |  |
| 1 | ATAN | D0 | D10 |  |
| 4 | DEG | D10 | D20 |  |
| 7 | INT | D20 | D30 |  |
| 10 | BCD | D30 | K4Y40 |  |
| 13 | END |  |  |  |
|  |  |  |  |  |

[Operations involved when D0 and D1 value is 1]


### 7.12.12 TAN $^{-1}$ operation on floating-point data (Double precision) (ATAND(P))


(s) : TAN value of which the $\operatorname{TAN}^{-1}$ (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ј.al: |  |  | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## $\xi$ Function

(1) The angle is calculated from the TAN (tangent) value specified by © is and its result is stored into the device specified by (D).

(2) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq \mid$ Operation result |
(Error code: 4141)


## $\square$ Program Example

(1) The following program seeks the inverse tangent of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the $4 B C D$ digits at Y 40 to Y 4 F .

## [Ladder Mode]


[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | SM400 |  |  |
| 1 | ATAND | D0 | D10 |  |
| 4 | DEGD | D10 | D20 |  |
| 7 | INTD | D20 | D30 |  |
| 10 | BCD | D30 | K4Y40 |  |
| 12 | END |  |  |  |
|  |  |  |  |  |

[Operations involved when D0 to D3 value is 1]


### 7.12.13 Conversion from floating-point angle to radian (Single precision) (RAD(P))

Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.

(S) : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
(D): Head number of the devices where the value converted in radian units will be stored (real number)

| SettingData | Internal Devices |  | R, ZR | Jalal |  | U): | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\mathrm{O}^{*}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\mathrm{O}^{*}$ | - | - |

(1) Converts units of angle size from angle units designated by © to radian units, and stores result at device number designated by (D).

(2) Conversion from degree to radian units is performed according to the following equation:

$$
\text { Radian unit }=\text { Degree unit } \times \frac{\pi}{180}
$$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
(Error code: 4140)
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
- The value of the specified device is -0 . *3 (For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*3: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)
$2^{128} \leqq$ | Operation result |
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\square$ Program Example

(1) The following program converts the angle set by the 4 BCD digits at X20 to X2F to radians, and stores results as 32-bit floating decimal point type real number at D20 and D21.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | ${ }_{\text {BIN }}$ | K4X20 D0 |
| 7 | RAD | D10 D20 |
| 10 | END |  |

[Operations involved when X20 to X2F designate a value of 120]


### 7.12.14 Conversion from floating-point angle to radian (Double precision) (RADD(P))


(s) : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
(D) : Head number of the devices where the value converted in radian units will be stored (real number)

| Setting <br> Data | Internal Devices |  | R, ZR | J)! |  | U:EIG:... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| ( ${ }^{\text {b }}$ | - | $\bigcirc$ |  |  |  | - |  | - | - |

## $\sqrt[3]{ }$ Function

(1) The unit expressing the size of an angle is converted into the radian unit from the degree unit specified by (S), and its result is stored into the device specified by (D).

(2) Conversion from degree to radian units is performed according to the following equation:

$$
\text { Radian unit }=\text { Degree unit } x \frac{\pi}{180}
$$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140) $0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow): $2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program converts the angle set by the 4 BCD digits at X20 to X2F to radians, and stores results as 64-bit floating decimal point type real number at D20 to D23.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | ${ }_{\text {LD }}^{\text {LIN }}$ | SM400 K4×20 |  |
| 3 | FLTD | K4 ${ }_{\text {D }}$ | D0 ${ }^{\text {D10 }}$ |
| 6 | RADD | D10 | D20 |
| 9 | END |  |  |

[Operations involved when X20 to X2F designate a value of 120]


### 7.12.15 Conversion from floating-point radian to angle (Single precision) (DEG(P))


(s) : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)
(D) : Head number of the devices where the value converted in degrees will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | 小等): |  | U:..ic: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | - | - |

*1: Applicable for the Universal model QCPU only.

## Function

(1) Converts units of angle size from radian units designated by © to angles, and stores result at device number designated by (D).

(2) The conversion from radians to angles is performed according to the following equation:

$$
\text { Degree unit }=\text { Radian unit } \times \frac{180}{\pi}
$$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is -0 . ${ }^{*}$ (For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)
$2^{128} \leqq \mid$ Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## $\triangle$ Program Example

(1) The following program converts the radian value set with 32-bit floating decimal point type real number at D20 and D21 to angles, and stores the result as a BCD value at Y40 to Y4F. [Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SIM400 |  |  |
| 1 | DEG | D20 | D10 |  |
| 4 | INT | D10 | D0 |  |
| 7 | BCD | D0 | K4Y40 |  |
| 10 | END |  |  |  |

[Operations involved when the values at D20 and D21 are 1.435792]


### 7.12.16 Conversion from floating-point radian to angle (Double precision) (DEGD(P))


(5) : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)
(D) : Head number of the devices where the value converted in degrees will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J..n? |  | U:..iga | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## Function

(1) The unit expressing the size of an angle is converted into the degree unit from the radian unit specified by (S), and its result is stored into the device specified by (D).

(2) The conversion from radians to angles is performed according to the following equation:

$$
\text { Degree unit }=\text { Radian unit } x \frac{180}{\pi}
$$

(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program converts the radian value set with 64-bit floating decimal point type real number at D20 to D23 to angles, and stores the result as a BCD value at Y40 to Y4F. [Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SM400 |  |  |
| 1 | DEGD | D20 | D10 |  |
| 4 | INTD | D10 | D0 |  |
| 7 | BCD | D0 | K4Y40 |  |
| 9 | END |  |  |  |

[Operations involved when the values at D20 to D23 are 1.435792]


### 7.12.17 Exponentiation operation on floating-point data (Single precision) (POW(P))



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S1) : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
(52) : Exponentiation data or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:.1:n |  | U:Agin | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc$ | $\triangle * 1$ | - |
| (52) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc$ | $\triangle * 1$ |  |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc$ | - | - |

*1: Available only for real number

## Function

(1) This instruction raises the 32-bit floating-point data type real number specified by (51) to the number nth specified by (22) power, and then stores the operation result into the device specified by (D).

(2) The following shows the values to be specified by and stored into (51) or (32).
$0,2^{-126} \leqq \mid$ Set values (Storage values) $\mid<2^{128}$
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The values specified by (51) or (32) are out of the ranges shown below. (Error code: 4140) $0,2^{-126} \leqq \mid$ Specified value (Storage value) $\mid<2^{128}$
- The value of (51) or (32) is -0 .
(Error code: 4140)
- The values in the operation result is within the range shown below. $2^{126} \leqq$ | Value resulted from operation |


## $\square$ Program Example

(1) The following program raises the 32-bit floating-point data type real number data specified by D0 and D1 to the data specified by (D10 and D11)th power, when X10 is turned on. Then the program stores the operation result into D20 and D21.
[Ladder Mode]

[List Mode]

[Operation]


### 7.12.18 Exponentiation operation on floating-point data (Single precision) (POWD(P))



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(51) : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
(22) : Exponentiation data or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U\%19\%\% | Zn | Constants <br> E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - |  |  | - |  | $\bigcirc$ | $\bigcirc$ | $\triangle * 1$ | - |
| (22) | - |  |  | - |  | $\bigcirc$ | $\bigcirc$ | $\triangle$ *1 | - |
| (D) | - |  |  | - |  | $\bigcirc$ | $\bigcirc$ | - | - |

*1: Available only for real number

## Function

(1) This instruction raises the 64-bit floating-point data type real number specified by (51) to the number nth specified by (22) power, and then stores the operation result into the device specified by (D).

(2) The following shows the values to be specified by and stored into (51) or (52)
$0,2^{-1022} \leqq \mid$ Set values (Storage values) $\mid<2^{1024}$
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The values specified by (51) or (22) are out of the range shown below. (Error code: 4140) $0,2^{-1022} \leqq \mid$ Set values (Storage values) $\mid<2^{1024}$
- The value of (31) or (52) is -0 .
(Error code: 4140)
- The values resulted from the operation is within the range shown below. $2^{1024} \leqq$ | Value resulted from operation |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program raises the 64-bit floating-point data type real number specified by D200 to D203 to the number nth specified by D0 to D3 power, when X10 is turned on. Then the program stores the operation result into D100 to D103.
[Ladder Mode]

[List Mode]


## [Operation]



### 7.12.19 Square root operation for floating-point data (Single precision) (SQR(P))



## Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.


(s) : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:.1...: |  | U:IG:... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - |  |  | - |  | $\bigcirc$ | $\mathrm{O}^{*}$ | $\bigcirc$ | - |
| (D) | - |  |  | - |  | O | $\mathrm{O}^{*}$ | - | - |

## Function

(1) Returns the square root of the value designated at (S), and stores the operation result in the device number designated at (D).

(2) Only positive values can be designated by © . (Operation cannot be performed on negative numbers.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value designated by (s) is a negative number.
(Error code: 4100)
- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
(Error code: 4140)
$0,2^{-126} \leqq \mid$ Contents of designated device $\mid<2^{128}$
- The value of the specified device is -0 . ${ }^{*}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, and Q4ARCPU)
(Error code: 4100)
*3: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)
$2^{128} \leqq \mid$ Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## - Program Example

(1) The following program seeks the square root of the value set by the 4 BCD digits from X20 to X2F, and stores the result as a 32-bit floating decimal point type real number at D0 and D1.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 | ${ }_{\text {LIN }}^{\text {LI }}$ | SM400 K4×20 |
| 1 4 | BIN | K420 D20 |
| 7 | SORP | D10 D0 |
| 10 | END |  |

[Operations involved when value designated by X 20 to X 2 F is 650]

| X2F --- X20 | (1) Conversion to BIN | $\begin{gathered} \mathrm{D} 20 \\ \mathrm{~b} 15---\mathrm{b0} 0 \end{gathered}$ | (2) Conversion to floating-point | D11 | D10 | (3) SQR operation | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 650 |  | 650 |  |  |  |  | 25 | 4951 |
| $B C D$ value | BIN | BIN value | FLT |  |  | SQR |  |  |

### 7.12.20 Square root operation for floating-point data (Double precision) (SQRD(P))


(s) : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| $\begin{aligned} & \text { Setting } \\ & \text { Data } \end{aligned}$ | Intern | vices | R, ZR | Ј...! |  | U)ig: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## $\sum$ Function

(1) Returns the square root of the value designated at (S), and stores the operation result in the device number designated at (D).

(2) Only positive values can be designated by © . (Operation cannot be performed on negative numbers.)
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value designated by ©s is a negative number.
- The value of the specified device is not in the following range:
(Error code: 4100)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program seeks the square root of the value set by the 4 BCD digits from X20 to X2F, and stores the result as a 64-bit floating decimal point type real number at D0 to D3. [Ladder Mode]

| x0 |  | [BIN |  | D20 | 1 | Inputs data used for square root operation (1)). |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | [FLTD | D20 D10 | D10 D0 | , | Converts the input data into a 64-bit floating-point real number (2)). <br> Executes square root operation (3)). |
|  |  |  |  | [END | ] |  |

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 1 | BIN | K4X20 D20 |
| 3 | FLTD SORD | $\begin{array}{ll}\text { D20 } & \text { D10 } \\ \text { D10 }\end{array}$ |
| ${ }_{9}$ | END | D10 D0 |

[Operations involved when value designated by X 20 to X 2 F is 650]


### 7.12.21 Exponent operation on floating-point data (Single precision) (EXP(P))

Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.

(S) : Data of which the exponential value is obtained or head number of the devices where the data is stored
(real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J:\% |  | U"ig: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  | O | $\mathrm{O}^{*}$ | $\bigcirc$ | - |
| ( ${ }^{\text {a }}$ | - | $\bigcirc$ |  | - |  | O | $\bigcirc^{*}$ | - | - |

*2: Applicable for the Universal model QCPU only.

## $\sqrt{3}$ Function

(1) Returns the exponent of the value designated by © , and stores the results of the operation at the device designated by (D).

(2) Exponent operations are calculated taking the base (e) to be " 2.71828 ".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Operation results are outside the range shown below:
$2^{-126} \leqq \mid$ operation result | $\leqq 2^{128}$
(For a High Performance model QCPU)
$2^{-126} \leqq \mid$ operation result | $<2^{128}$
(For a Basic model QCPU/Process CPU/Redundant CPU)
- The value of the specified device is -0 . ${ }^{*}$
(For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*3: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow) (For the Universal model QCPU only) $2^{128} \leqq$ | Operation result |
(Error code: 4141)
- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X 20 to X 27 , and stores the results as a 32-bit floating decimal point real number at D0 and D1.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 0$ |  |  |
|  | BIN | K3X20 | D20 |  |
| 4 | LD | ${ }^{1} 1$ |  |  |
| 8 | $\stackrel{*}{\text { L }}$ > | D20 | K-1 | D20 |
| 11 | OR< | D20 | K-88 |  |
| 14 | OUT | M1 |  |  |
| 15 | LDI | M1 |  |  |
| 16 | FLT | D10 | D10 |  |
| 19 22 | EXP | D10 | D0 |  |

[Operations involved when value designated by X 20 to X 27 is 13]

*4: The operation result will be under $2^{129}$ if the BCD value of $X 20$ to $X 27$ is less than 89 , from the calculation loge $2^{129}=89.4$.
Because setting a value of over 90 will return an operation error, turn MO ON if a value of over 90 has been set to avoid the error.

## XPOINT

Conversion from natural logarithm to common logarithm In the CPU module, calculation is made using a natural logarithm.
To obtain a common logarithm value, enter in, (s) a common logarithm value divided by 0.43429 .

$$
10^{x}=e^{\frac{x}{0.43429}}
$$

### 7.12.22 Exponent operation on floating-point data (Double precision) (EXPD(P))


(s) : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J...in! |  | U.igal | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - |  |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - |  |  |  |  | - |  | - | - |

## Function

(1) Returns the exponent of the value designated by © , and stores the results of the operation at the device designated by (D).

(2) Exponent operations are calculated taking the base (e) to be "2.71828".
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value of the specified device is not in the following range:
(Error code: 4140) $0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow):
$2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\square$ Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X20 to X31, and stores the results as a 64-bit floating decimal point real number at D0 to D3.
[Ladder Mode]


Inputs data used for exponent operation ( 1 ).
Checks the range of the value used for operation. *1
Converts the input data into a 64-bit
floating-point real number (2)).
Executes exponent operation (3).

## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 1 | ${ }_{\text {LD }}^{\text {LIN }}$ | $\times 0$ K3×20 | D20 |
| 4 | LD> | D20 | K709 |
| 7 | OUT | M0 |  |
| 8 | LDI | M0 |  |
| 9 12 | FLTD | D20 D10 | D10 D0 |
| 15 | END |  |  |

[Operations involved when value designated by X 20 to X 31 is 13]

*1: The operation result will be under $2^{1024}$ if the BCD value of $X 20$ to $X 31$ is less than 709 , from the calculation loge $2^{1024}=709.7832$.
Because setting a value of over 710 will return an operation error, turn M0 ON if a value of over 710 has been set to avoid the error

## XPOINT

Conversion from natural logarithm to common logarithm In the CPU module, calculation is made using a natural logarithm.
To obtain a common logarithm value, enter in, (s) a common logarithm value divided by 0.43429 .

$$
10^{x}=e^{\frac{x}{0.43429}}
$$

### 7.12.23 Natural logarithm operation on floating-point data (Single precision) (LOG(P))


(5) : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | , |  | U"..igat | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | $\bigcirc{ }^{*}$ | - | - |

*2: Applicable for the Universal model QCPU only.

## Function

(1) Returns the natural logarithm of the value designated by © taking (e) as base, and stores operation results at device designated by (D).

(2) Only positive values can be designated by © . (Operation cannot be performed on negative numbers.)

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value designated by (S) is negative.
(Error code: 4100)
- The value designated by (S) is 0 .
(Error code: 4100)
- The contents of the designated device or the result of the addition are not " 0 ", or not within the following range(For the Universal model QCPU only):
(Error code: 4140)

$$
0,2^{-126} \leqq \mid \text { Contents of designated device } \mid<2^{128}
$$

- The value of the specified device is $-0 . * 3$ (For the Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 4100)
*3: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to 3.2.4.
- The result exceeds the following range (Operation results in an overflow)
(For the Universal model QCPU only)

$$
2^{128} \leqq \mid \text { Operation result } \mid
$$

(Error code: 4141)

- The value of the specified device is -0 , unnormalized number, nonnumeric, and $\pm \infty$. (For the Universal model QCPU only)
(Error code: 4140)


## Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 and D31.
[Ladder Mode]
\(\left.\left.$$
\begin{array}{lllll}\text { LMOV } & \text { K10 } & \text { D50 } & ]\end{array}
$$\right] $$
\begin{array}{lll}\text { FLT } & \text { D50 } & \text { D40 }\end{array}
$$\right]\left[\begin{array}{l}Sets data used for natural <br>

logarithm operation (1)\end{array}\right]\)| Converts the operation data |
| :--- |
| into a 32-bit floating-point real number (2)) |

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SM400 |  |  |
| 1 | MOV | K10 | D50 |  |
| 3 | FLT | D50 | D40 |  |
| 6 | LOG | D40 | D30 |  |
| 9 | END |  |  |  |

[Operation]


### 7.12.24 Natural logarithm operation on floating-point data (Double precision) (LOGD(P))



(s) : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| $\begin{aligned} & \text { Setting } \\ & \text { Data } \end{aligned}$ | Internal Devices |  | R, ZR | J? |  | U...ic... | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Returns the natural logarithm of the value designated by © taking (e) as base, and stores operation results at device designated by (D).

(2) Only positive values can be designated by ©s. (Operation cannot be performed on negative numbers.)
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The value designated by © (s negative.
(Error code: 4100)
- The value designated by (S) is 0 .
- The value of the specified device is not in the following range:
(Error code: 4100)
$0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the designated device is -0 .
(Error code: 4140)
- The result exceeds the following range (Operation results in an overflow): $2^{1024} \leqq$ | Operation result |
(Error code: 4141)


## $\triangle$ Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 to D33.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | SM400 |  |
| 1 | MOV | K10 | D50 |
| 3 | FLTD | D50 | D40 |
| 6 | LOGD | D40 | D30 |
| 9 | END |  |  |
|  |  |  |  |

[Operation]
Sets data used for natural logarithm operation (1).

Converts the operation data into a 64-bit floating-point real number (2)).
Executes natural logarithm operation (3).



### 7.12.25 Common logarithm operation on floating-point data (Single precision) (LOG10(P))



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(s) : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Settiing Data | Internal Devices |  | R, ZR | J...al |  | U...iga | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | $\triangle * 1$ | - |
| (D) | - | $\bigcirc$ |  | - |  | $\bigcirc$ | - | - | - |

## Function

(1) This instruction obtains the value specified by © for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by (D).

(2) Only positive values can be specified by © . (Operation cannot be performed on negative numbers.)
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The value specified by © (s negative.
(Error code: 4100)
- The value specified by (s) is 0 .
(Error code: 4100)
- The value of the specified device is not in the following range.
(Error code: 4140) $0,2^{-126} \leqq \mid$ value of specified device $\mid<2^{128}$
- The value specified by © is -0 .
(Error code: 4140)
- The value resulted from the operation is within the range shown below. (When an overflow occurs):
(Error code: 4141) $2^{128} \leqq \mid$ value of specified device |


## $\triangle$ Program Example

(1) The following program obtains the value for common logarithm of the 32-bit floating-point data type real number specified by D600 or D601, when X10 is turned on. Then the program stores the operation result into D123 or D124.
[Ladder Mode]
[List Mode]

[Operation]


### 7.12.26 Common logarithm operation on floating-point data (Double precision) (LOG10D(P))


$Q_{n U(D)(H) C P U: ~ T h e ~ s e r i a l ~ n u m b e r ~(f i r s t ~ f i v e ~ d i g i t s) ~ i s ~ " 10102 " ~ o r ~ l a t e r . ~}^{\text {( }}$ QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(s) : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J...la |  | U...igal. | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\triangle * 1$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

*1: Available only for real number.

## Function

(1) This instruction obtains the value specified by © for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by (D).

(2) Only positive values can be specified by © . (Operation cannot be performed on negative numbers.)
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The value specified by © (s negative.
(Error code: 4100)
- The value specified by (s) is 0 .
(Error code: 4100)
- The value of the specified device is not in the following range:
(Error code: 4140) $0,2^{-1022} \leqq \mid$ value of specified device $\mid<2^{1024}$
- The value of the specified device is -0 .
(Error code: 4140)
- The value resulted from the operation is within the range shown below. (When an overflow occurs):
(Error code: 4141)
$2^{1024} \leqq \mid$ value of specified device |


## $\triangle$ Program Example

(1) This following program obtains the value for common logarithm of the 64-bit floating-point data type real number specified by D600 to D603 when X10 is turned on. Then the program stores the operation result into D123 to D126.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | MO |  |
| 1 | EDMOV | E2.806 | D600 |
| 7 | LOG10D | D.600 | D123 |
| 10 | END |  |  |

[Operation]


### 7.12.27 Random number generation and series updates (RND(P),SRND(P))


(D) : Head number of the devices where random numbers will be stored (BIN 16 bits)
(s) : Random number serial data or the first number of the devices where the random number serial data is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | $\mathrm{R}, \mathrm{ZR}$ | , |  | U"..igat | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

The random number generation instruction generates random numbers conforming to a certain calculation formula. In the calculation using the formula, the result of previous calculation is used as a coefficient.
The random series change instruction can change the random number generation pattern.

## RND

Generates random number of from 0 to 32767 , and stores at device designated by (D)

## SRND

Updates random number series according to the 16 -bit BIN data being stored in device designated by © .

## O Operation Error

(1) There are no operation errors associated with the RND(P) or SRND(P) instructions.

## $\triangle$ Program Example

(1) The following program stores random number at D100 when X 10 is turned ON .
[Ladder Mode]
[List Mode]

(2) The following program updates a random number series according to the contents of DO when X 10 is turned ON .
[Ladder Mode]
[List Mode]


### 7.12.28 BCD 4-digit and 8-digit square roots (BSQR(P),BDSQR(P))


(S) : Data of which the square root is obtained or the number of the device where the data is stored (BSQR(P): BCD 4 digits, BDSQR(P): BCD 8 digits)
(D) : Head number of the devices where the square root calculation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U"ing: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## BSQR

(1) Returns the square root of the value designated at (s), and stores the operation result in the device number designated at (D).

(2) Values that can be designated at ©s are BCD values with a maximum of 4 digits (from 0 to 9999).
(3) The operation results of (D) and (D) +1 are stored as their respective $B C D$ values of between 0 and 9999.
(4) Operation results are rounded off from the fifth decimal place.

For this reason, the fourth decimal place has an error of $\pm 1$.

## BDSQR

(1) Calculates the square root of the values designated by © ( and © +1 and stores the results at the device designated by (D).

(2) BCD value of a maximum of 8 digits ( 0 to 99999999 ) can be designated by © S and $(\mathrm{s}+1$.
(3) The operation results of (D) and (D) +1 are stored as their respective BCD values of between 0 and 9999.
(4) Operation results are rounded off from the fifth decimal place.

For this reason, the fourth decimal place has an error of $\pm 1$.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data designated by © is not a BCD value.
(Error code: 4100)


## Program Example

(1) The following program calculates the square root of BCD value 1325 and outputs the integer part to the 4 BCD digits from Y50 to Y5F, and the decimal fraction part to the 4 BCD digits from Y40 to Y4F.
[Ladder Mode]

[Operation]

(2) The following program calculates the square root of BCD value 74625813 and outputs the integer part of the result to the 4 BCD digits at Y50 to Y5F, and the decimal fraction part to the 4 BCD digits from Y40 to Y4F.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | DMOV | H74625813 | D0 |
| 4 | BDSQR | D0 D2 |  |
| 7 | MOV | D2 K4Y50 |  |
| 11 | MOV | D3 K4Y40 |  |
| 11 | END |  |  |

## [Operation]



### 7.12.29 BCD type SIN operation (BSIN(P))


(s) : Data of which the SIN (sine) value is obtained or the number of the device where the data is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J:1] |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

(1) Calculates the SIN (sine) value of value (angle) designated by © , and stores the sign of the operation result in the device designated at (D), and the operation result in the devices designated at $(D)+1$ and (D) +2 .
(2) The value designated at (S) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
(3) The sign for the operation result stored in (D) will be " 0 " if the result is a positive value, and " 1 " if the result is a negative value.
(4) The operation results stored in (D) +1 and ( $D+2$ are BCD values between -1.000 and 1.000 .
(5) Operation results are rounded off from the fifth decimal place.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The data designated by © (s not a BCD value.
(Error code: 4100)
- The data designated by (s) is not in the range of from 0 to 360 .
(Error code: 4100)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The program example below calculates the SIN of 3-digit BCD data designated by X 20 to X2B, and outputs a 1-digit BCD part to the integer part from Y50 to Y53, and a 4-digit BCD fraction part from Y40 to Y4F.
Y 60 is turned ON if the results of the operation are negative. (If a value has been set at X20 to X2F that is greater than 360, it will be adjusted to be in the range from 0 to 360.) [Ladder Mode]


## [List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
| 1 | B/ | K3 $\times 20$ | ${ }^{\text {H360 }}$ | D10 |
| 5 | $\mathrm{BSIN}^{\text {M }}$ | 011 | ${ }^{\text {D20 }}$ |  |
| 8 | MOV | D21 | K1Y50 |  |
| 13 | M ${ }^{\text {D }}$ | D22 | K4Y40 |  |
| 14 | OUT | Y60 |  |  |
| 15 | END |  |  |  |

[Operations involved when value designated by X 20 to X 2 B is 590]


### 7.12.30 BCD type $\operatorname{COS}$ operations ( $\mathrm{BCOS}(\mathrm{P})$ )


(5) : Data of which the COS (cosine) value is obtained or head number of the devices where the data is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J\%: |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

(1) Calculates COS (cosine) value of value (angle) designated by © , then stores the sign for the operation result in the word device designated by (D), and the operation result in the word device designated by (D) +1 and (D) +2 .

$$
\begin{gathered}
\\
\cos (S)
\end{gathered} \begin{array}{|ccc}
\text { (D) } & \text { (D) }+1 & (\mathrm{D})+2 \\
\hline \text { Sign } & \text { Integer part. } & \begin{array}{l}
\text { Decimal fraction part } \\
\end{array} \\
\hline
\end{array}
$$

(2) The value designated at © is a BCD value which can be between 0 and 360 degrees (in units of degrees).
(3) The sign for the operation result stored in (D) will be " 0 " if the result is a positive value, and " 1 " if the result is a negative value.
(4) The operation results stored in (D) +1 and (D) +2 are BCD values between -1.000 and 1.000.
(5) Operation results are rounded off from the fifth decimal place.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The data designated by © is not a BCD value.
(Error code: 4100)
- The data designated by © is not in the range of from 0 to 360 .
(Error code: 4100)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program calculates the cosine of the data designated by the 3 BCD digits from X20 to X2B and outputs the integer part of the result to 1 BCD digit from Y50 to Y53, and the decimal fraction part of the result to the 4 BCD digits from Y40 to Y4F. Y60 is turned ON if the results of the operation are negative.

## [Ladder Mode]



## [List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
| 1 | B/ | K3 $\times 20$ | ${ }^{\text {H360 }}$ | D10 |
| 5 | $\mathrm{BCOS}^{\text {cos }}$ | 011 | ${ }^{2} 20$ |  |
| 8 | MOV | D21 | K1Y50 |  |
| 11 | MOV | D22 | K4Y40 |  |
| 13 | LD | D20. 0 |  |  |
| 14 | OUT | Y60 |  |  |
| 15 | END |  |  |  |

[Operations involved when value designated by X 20 to X 2 B is 430]


### 7.12.31 BCD type TAN operation (BTAN(P))


(s): Data of which the TAN (tangent) value is obtained or head number of the devices where the data is stored (BCD 4 digits)
(D): Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, zR | J\%! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

(1) Calculates TAN (tangent) value for value (angle) designated by ©, and stores the sign for the operation result in the word device designated by (D), and the operation result in the word device designated by (D)+1 and (D)+2.

$$
\text { TAN (S) }=\begin{array}{ccc}
\text { (D) } & \text { (D) }+1 & \text { (D) }+2 \\
\hline \text { Sign } & \text { Integer part } & \text { Decimal fraction part } \\
\hline
\end{array}
$$

(2) The value designated at (s) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
(3) The sign for the operation result stored in (D) will be " 0 " if the result is a positive value, and " 1 " if the result is a negative value.
(4) The operation results stored at (D) +1 and (D) +2 are BCD values within the range of from -57.2901 and 57.2902.
(5) Operation results are rounded off from the fifth decimal place.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The data designated by (s) is not a BCD value.
(Error code: 4100)
- The data designated by (s) is not in the range of from 0 to 360 .
(Error code: 4100)
- The data designated by (s) is $90^{\circ}$ or $270^{\circ}$.
(Error code: 4100)
- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program calculates the tangent of the data stored in the 3 BCD digits from X 20 to X2B, and stores the integer part of the results in the 4 BCD digits from Y50 to Y53, and the decimal fraction part in the 4 BCD digits from Y40 to Y4F.
Y60 is turned ON if the results of the operation are negative.

## [Ladder Mode]



Processes so that the input angle is within $360^{\circ}$ (1) )
Uses MI as an interlock so that operation will not be executed if an input angle is $90^{\circ}$ or $270^{\circ}$

Executes TAN operation (②)
Outputs the integer part of the operation result to a display device (3)

Outputs the decimal fraction part of the operation result to a display device (4)

Outputs the sign of the operation result by ON or OFF (5)

## [List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
|  | B/ | K3 $\times 20$ | H360 | D10 |
| 5 | LD= |  |  |  |
| 8 | OR= | D11 | H270 |  |
| 11 | OUT | M1 |  |  |
| 12 | LDI | M1 |  |  |
| 13 | BTAN | 011 | D20 |  |
| 16 | MOV | 021 | K1Y50 |  |
| 19 | MOV | 022 | K4Y40 |  |
| 21 | LD | D20. 0 |  |  |
| 22 | OUT | Y60 |  |  |
| 23 | END |  |  |  |

[Operations involved when X20 to X2B designate a value of 390]


### 7.12.32 BCD type SIN $^{-1}$ operations (BASIN(P))


(S) : Number of the device where data of which the $\mathrm{SIN}^{-1}$ (inverse sine) value is obtained is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J! |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  |  |  | - |  | - | - |
| ( ${ }^{\text {a }}$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - | - |

## Function

(1) Returns the $\mathrm{SIN}^{-1}$ (inverse sine) value of the value designated by © (S) and stores operation results (angles) at device designated by (D).
(2) A sign for the operation data is set at (S).

If the operation data is a positive value, this is set at " 0 ", and if it is a negative value, it is set at "1".
(3) The part before the decimal point and fraction part are stored at © +1 and © +2 respectively, as BCD values.
(Settings can be between 0 and 1.0000.)
(4) Operation results stored at (D) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
(5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The data designated by © is not a BCD value.
(Error code: 4100)
- Data designated by $(5)$ is not in the range of from -1.0000 to 1.0000 .
(Error code: 4100)
- The device specified by © exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program performs a $\mathrm{SIN}^{-1}$ operation on the sign (positive when XO is OFF , and negative when $X 0$ is $O N$ ), the BCD 1-digit integer part from $X 30$ to $X 33$ and the BCD 4-digit decimal fraction part from X20 to X2F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.

## [Ladder Mode]


[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |
| 3 | MOV | K 1 $\times 0$ | D0 |
| 4 | MOV |  | D0 |
| 6 | LD | SM400 |  |
| 7 | MOV | K1×30 | D1 |
| 10 | MOV | K4X20 | D2 |
| 12 | LD= | D1 | K1 |
| 15 | AND<> | D2 | K0 |
| 18 | OR> | D1 | K1 |
| 21 | OUT | MO |  |
| 22 | LDI | MO |  |
| 23 26 | BASIN | D0 | K4Y40 |

[Operations involved when X20 to X33 designates value of 0.4753]


### 7.12.33 BCD type $\operatorname{COS}^{-1}$ operation (BACOS(P))


(s) : Number of the device where data of which the COS-1 (inverse cosine) value is obtained is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J): |  | U)IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  |

(1) Returns the $\mathrm{COS}^{-1}$ (inverse cosine) value of the value designated by © , and stores operation results at device designated by (D).
(2) A sign for the operation data is set at (s).

If the operation data is a positive value, this is set at " 0 ", and if it is a negative value, it is set at "1".
(3) The part before the decimal point and fraction part are stored at © +1 and (s) +2 respectively, as BCD values.
(Settings can be between 0 and 1.0000.)
(4) The operation results stored at © will be a BCD value in the range of between 0 and $180^{\circ}$ (degree units).
(5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The operation data designated by © (s not a BCD value.
(Error code: 4100)
- The operation data designated by (s) is not in the range of from -1.0000 to 1.0000 .
(Error code: 4100)
- The device specified by © exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program performs a $\mathrm{COS}^{-1}$ operation on the sign (positive when XO is OFF, and negative when $X 0$ is $O N$ ), the BCD 1-digit integer part from $X 30$ to $X 33$ and the BCD 4-digit decimal fraction part from X 20 to X 2 F , and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.

## [Ladder Mode]



## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | xo |  |
| 1 | MOV | K1 | D0 |
| 3 | LDI | X0 |  |
| 4 | MOV | K0 | D0 |
| ${ }_{7}$ | LD | SM400 |  |
| 10 | MOV | K1×30 | D1 |
| 12 | LD= | K4 D1 | ¢12 |
| 15 | AND<> | D2 | K0 |
| 18 | OR> | D1 | K1 |
| 21 | OUT | MO |  |
| 22 | LDI | MO |  |
| 23 26 | BACOS END | D0 | K4Y40 |

[Operations involved if X 0 and X 20 to X 33 designate a value of -0.7650 ]


### 7.12.34 BCD type TAN ${ }^{-1}$ operations (BATAN(P))


(S) : Number of the device where data of which the TAN-1 (inverse tangent) value is obtained is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J, |  | U...igan | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | - |  |
| (D) | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - |  |

(1) Performs TAN ${ }^{-1}$ (inverse tangent) on value designated by © and stores operation results (angles) at device designated by (D).

$$
\begin{array}{cccc} 
& \text { S } & \text { (S }+1 & \text { (S) }+2 \\
\operatorname{TAN}^{-1} & \text { Sign } & \text { Sign } \\
& \text { Integer part. } & \text { Decimal fraction part })=\text { (D) }
\end{array}
$$

(2) A sign for the operation data is set at © .

If the operation data is a positive value, this is set at " 0 ", and if it is a negative value, it is set at "1".
(3) The part before the decimal point and fraction part are stored at (s) +1 and © +2 respectively, as BCD values.
(Values from 0 to 9999.9999 can be set.)
(4) Operation results stored at (D) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
(5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The operation data designated by (s) is not a BCD value.
(Error code: 4100)
- The device specified by (s) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program performs a TAN-1 operation on the sign (positive when X 0 is OFF, and negative when XO is ON ), the BCD 4-digit integer part from X 20 to X 2 F and the BCD 4-digit decimal fraction part from X30 to X3F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | K0 |  |
| 3 | MOV | K 1 $\times 0$ | D0 |
| 4 | MoV | K0 | D0 |
| 6 | LD | SM400 |  |
| 7 | MOV | K4×20 | D1 |
| 9 | MOV | K4X30 |  |
| 11 | BATANP | D0 | K4Y40 |
| 14 | END |  |  |

[Operations involved when X0 and X20 to X2F designate a value of 1.2654]


### 7.13 Data Control Instructions

### 7.13.1 Upper and lower limit controls for BIN 16-bit and BIN 32-bit data (LIMIT(P),DLIMIT(P))

## Basic


(51) : Lower limit value (minimum output threshold value) (BIN 16/32 bits)
(52) : Upper limit value (maximum output threshold value) (BIN 16/32 bits)
(33) : Input value to be controlled by the upper and lower limit control (BIN 16/32 bits)
(D) : Head number of the devices where the output value controlled by the upper and lower limit control will be stored (BIN 16/32 bits)

| Settng <br> Data | Internal Devices |  | R, ZR | J:. |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (3) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## 5 Function

## LIMIT

(1) Controls the output value to be stored at the device designated by © by checking whether the input value (BIN 16 bits) designated by (53) is within the range of upper and lower limit values specified by (51) and (52) or not.
Output value is controlled in the way shown below:

- When (si) L
Lower limit value
> (33) Input value $\qquad$ (51) Lower limit value
(D) Output value
- When (52) Upper limit value < (33 Input value
.(82) Upper limit value
(D) Output value
- When (31) Lower limit value $\leqq$ (33) Input value $\leqq$ (32) Upper $\qquad$ (D) $\rightarrow$ Output value

(2) Values in the range from -32768 and 32767 can be designated at (31), (32), and (33).
(3) When control based only on upper limit values is performed, the lower limit value designated at (51) is set at "-32678".
(4) When control based only on lower limit values is performed, the upper limit value designated at (®2) is set at "32767".


## DLIMIT

(1) The function controls the output value to be stored at the device designated by ( (D) , (D) +1 ) by checking whether the input value (BIN 32 bits) designated by ( 33 , (33) +1 ) is within the range of upper and lower limit values specified by ((51), (51) +1 ) and ((32), (52) +1 ) or not.

(2) The values designated by (①), (51) +1 ), (②), (32 +1 ), or ((3), (33 +1 ) are within the range of -2147483648 to 2147483647.
(3) To perform controls based only on the upper limit value, set the lower limit value designated by (①), (51) +1 ) to " -2147483648 ".
(4) To perform controls based only on the lower limit value, set the upper limit value designated by (②), (②) +1 ) to " 2147483647 ".

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The lower limit value designated by (51) is larger than the upper limit value designated by (52).
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program conducts limit controls from 500 to 5000 on the data set as BCD values from X20 to X2F, and stores the result at D1 when X0 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

- D1 becomes 500 if $\mathrm{D} 0<500$.

Example $\mathrm{D} 0=400 \rightarrow \mathrm{D} 1=500$

- D1 becomes the value of D0 when $500 \leqq \mathrm{D} 0 \leqq 5000$.

Example $\quad \mathrm{D} 0=1300 \rightarrow \mathrm{D} 1=1300$

- D1 becomes 5000 when $5000<$ D0.

Example $\mathrm{D} 0=9600 \rightarrow \mathrm{D} 1=5000$
(2) The following program conducts limit value controls from 10000 to 1000000 on the data set as BCD values from X 20 to X 3 F when X 0 is turned ON .
[Ladder Mode]
[List Mode]

[Operation]

- (D11, D10) become 10000 if (D1, D0) are less than 10000.

Example (D1,D0) $=400 \rightarrow($ D11,D10 $)=10000$

- (D11, D10) become the value of (D1, D0) if $10000 \leqq(D 1, D 0) \leqq 1000000$.

Example (D1,D0) $=345678 \rightarrow($ D11,D10 $)=345678$

- (D11, D10) become 1000000 if $1000000<(D 1, D 0)$.

Example $(D 1, D 0)=9876543 \rightarrow(D 11, D 10)=1000000$


### 7.13.2 BIN 16-bit and 32-bit dead band controls (BAND(P),DBAND(P))


(51) : Lower limit value of dead band (no output band) (BIN 16/32 bits)
(32) : Upper limit value of dead band (no output band) (BIN 16/32 bits)
(33) : Input value to be controlled by a dead band control (BIN 16/32 bits)
(D) : Head number of the devices where the output value controlled by the dead band control will be stored (BIN 16/32 bits)


## Function

## BAND

(1) Controls the output value to be stored at the device designated by (D) by checking whether the input value (BIN 16 bits) designated by (33) is within the range of dead band upper and lower limit values specified by (S1) and (S2) or not.
Output value is controlled in the way shown below:

(2) The values that can be designated by (31), (32), and (33) are in the range of from -32768 to 32767.
(3) The output value stored at (D) is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of from -32768 to 32767 , the following will take place:

$$
\begin{aligned}
& \text { When : }\left\{\begin{array}{l}
\text { Dead band lower limit value (S1) ................. } 10 \\
\text { Input value (33) ............................................ } 32768
\end{array}\right. \\
& \text { Output value }=-32768-10=8000_{H}-A_{H}=7 F F 6_{H}=32758
\end{aligned}
$$

## DBAND

(1) Controls the output value to be stored at the device designated by (D) by checking whether the input value (BIN 32 bits) designated by ( $(33$, , (33 +1 ) is within the range of dead band upper and lower limit values specified by ((51), (51) +1 ) and (②), (22) +1 ) or not.
Output value is controlled in the way shown below:


(2) The values designated by ((31), (31) +1 ), ((32), (32) +1 ), or ((33), (33) +1 ) are within the range of from -2147483648 to 2147483647.
(3) The output value stored at (D), (D) +1 is a signed 32 -bit BIN value. Therefore, if the operation results exceed the range of from -2147483648 to 2147483647 , the following takes place:

$$
\begin{aligned}
& \text { Output value }=-2147483648-1000=80000000_{H}-000003 E 8_{\mathrm{H}} \\
& =7 \text { FFFFC18 }{ }_{\mathrm{H}}=2147482648
\end{aligned}
$$

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The lower limit value designated by (51) is greater than the upper limit value designated by (52).
(Error code: 4100)


## $\square$ Program Example

(1) The following program performs the dead band control by applying the lower and upper limits of 0 and 1000 for the data set in BCD at X20 to X2F and stores the result of control at D1 when XO is turned ON .
[Ladder Mode]
[List Mode]

[Operation]

- " 0 " is stored at D 1 if $0 \leqq \mathrm{D} 0 \leqq 1000$.

Example $\mathrm{D} 0=500 \rightarrow \mathrm{D} 1=0$

- The value of (D0) -1000 is stored at D1 if $1000<$ D0.

Example $\mathrm{D} 0=7000 \rightarrow \mathrm{D} 1=6000$
(2) The following program performs the dead band control by applying the lower and upper limits of -10000 and 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X0 is turned ON
[Ladder Mode]

[List Mode]


## [Operation]

- The value (D1, D0) $-(-10000)$ is stored at (D11, D10) if (D1, D0) $<(-10000)$.

Example (D1, D0) $=-12345 \rightarrow(D 11, D 10)=-2345$

- The value 0 is stored at (D11, D10) if $-10000 \leqq(D 1, D 0) \leqq 10000$.

Example (D1, D0) $=6789 \rightarrow(D 11, D 10)=0$

- The value (D1, D0) - 10000 is stored at (D11, D10) if $10000<(D 1, D 0)$.

Example (D1, D0) $=50000 \rightarrow($ D11, D10 $)=40000$

### 7.13.3 Zone control for BIN 16-bit and BIN 32-bit data (ZONE(P),DZONE(P))


(51) : Negative bias value to be added to an input value (BIN 16/32 bits)
(52) : Positive bias value to be added to an input value (BIN 16/32 bits)
(33) : Input value used for a zone control (BIN 16/32 bits)
(D) : Head number of the devices where the output value controlled by the zone control will be stored (BIN 16/32 bits).

| Setting Data | Internal Devices |  | R, ZR | J...1: |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (3) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (3) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## ZONE

(1) Adds bias value designated by (51) or (22) to input value designated by (33), and stores at device number designated by (D).
Bias values are calculated in the following manner:

(2) The values that can be designated by (31), (22), and (33) are in the range of from -32768 to 32767.
(3) The output value stored at (D) is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of -32768 to 32767 , the following will take place:

$$
\text { When : }\left\{\begin{array}{l}
\text { Negative bias value (51) ................................ }-100 \\
\text { Input value (33) ............................................ }-32768
\end{array}\right.
$$

$$
\text { Output value }=-32768+(-100)=8000_{\mathrm{H}}+\mathrm{FF} 9 \mathrm{C}=7 \mathrm{F9C}_{\mathrm{H}}=32668
$$

## DZONE

(1) Adds bias value designated by $($ (51) , (51) +1 ) or ( (22), (32) +1 ) to input value designated by ((33), (33) +1 ), and stores the result at device number designated by ( (D), (D) +1 ).

Addition of the bias value is performed as follows:

(2) The values designated by (①), (31) +1 ), ( (32), (32) +1 ), or ( (33), (33) +1 ) are within the range of from -2147483648 to 2147483647 .
(3) The value stored at $($ (D), (D) +1 ) is a signed 32 -bit BIN value.

Therefore, if the operation results exceed the range of from -2147483648 to 2147483647 , the following takes place:

## O Operation Error

(1) There are no operation errors associated with the $\mathrm{ZONE}(\mathrm{P})$ or $\operatorname{DZONE}(\mathrm{P})$ instructions.

$$
\begin{aligned}
& \text { Output value }=-2147483648+(-1000)=80000000_{\mathrm{H}}+\text { FFFFFFC18 }{ }_{\mathrm{H}} \\
& =7 \text { FFFFC18 }=2147482648 .
\end{aligned}
$$

## Program Example

(1) The following program performs zone control by applying negative and positive bias values of -100 to 100 for the data set at D0 and stores the result of control at D1 when X0 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

- The value (D0) + $(-100)$ is stored at D1 if D0 $<0$.

Example $\mathrm{D} 0=-200 \rightarrow \mathrm{D} 1=-300$

- The value 0 is stored at D1 if $\mathrm{D} 0=0$.
- The value of $(\mathrm{D} 0)+100$ is stored at D 1 if $0<\mathrm{D} 0$.

Example $\mathrm{D} 0=700 \rightarrow \mathrm{D} 1=800$
(2) The following program performs zone control by applying negative and positive bias values of -10000 to 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X1 is turned ON.
[Ladder Mode]


## [List Mode]



## [Operation]

- The value (D1, D0) + (-10000) is stored at (D11, D10) if (D1, D0) $<0$.

Example $(D 1, D 0)=-12345 \rightarrow(D 11, D 10)=-22345$

- The value 0 is stored at $(D 11, D 10)$ if $(D 1, D 0)=0$.
- The value (D1, D0) +10000 is stored at (D11, D10) if $0<(D 1, D 0)$.

Example $(D 1, D 0)=50000 \rightarrow(D 11, D 10)=60000$

### 7.13.4 Scaling (Point-by-point coordinate data) (SCL(P),DSCL(P))



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(51) : Input values for scaling or head number of the device where input values are stored(BIN 16/32 bits)
(52) : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
(D) : Head number of the devices where output values depending on scaling are stored(BIN 16/32 bits).

| Setting Data | Internal Devices |  | R, ZR | 小等: |  | U:...ical | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (D) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | - | - |

## SCL(P)

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by (52) with the input value specified by (51), and then stores the operation result into the devices specified by (D).
The scaling conversion is executed based on the scaling conversion data stored in the device specified by (2) and up.


(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (51) within the range of the scaling conversion data (within the range of (52) devices).
(5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
(6) Specify the number of coordinate points of scaling conversion data from 1 to 32767 .

## DSCL(P)

(1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by (22) with the input value specified (3), and then stores the operation result into the devices specified by (©).
The scaling conversion is executed based on the scaling conversion data stored in the device specified by (2) and up.

| Scaling conversion data component |  |  |
| :---: | :---: | :---: |
| Setting item |  | Device assignment |
| Number of coordinate points |  | (S2) +1 , (S2) |
| Point 1 | X coordinate | (S2) +3 , (S2) +2 |
|  | Y coordinate | (52) +5 . (\$2) +4 |
| Point 2 | X coordinate | (S2) +7 , (S2) +6 |
|  | Y coordinate | (52) +9 , (S2) +8 |
|  |  |  |
| Point n | X coordinate | (S2) $+4 \mathrm{n}-1$, (S2) $+4 \mathrm{n}-2$ |
|  | Y coordinate | (S2) $+4 n+1$, (S2) $+4 n$ |
| ※n indicates the number of coordinates |  |  |


※n indicates the num
specified by ( S 2 ).
(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the X coordinate of the scaling conversion data in ascending order.
(4) Set the input value (3) within the range of the scaling conversion data (within the range of (2) and (32) +1 devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
(6) Specify the number of coordinate points of scaling conversion data from 1 to 32767 .
(1) There are two searching methods that depend on whether SM750 is on or off.

| SM750 | Searching method | Range of number of searches |
| :--- | :--- | :--- |
| OFF | Sequential search | $1 \leqq$ Number of times $\leqq 32767$ |
| ON | Binary search | $1 \leqq$ Number of times $\leqq 15$ |

(2) When the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status.
Therefore, the processing speed also changes. The number of searches determines the processing speed. Fewer number of serches make the processing run faster.
(a) If the data processing speed with the sequential search rises:

If the number of coordinates is highest and the input value (51) is within the coordinate range from 1 to 15 point, the number of sequential searches will be 15 or smaller. Therefore, the data processing speed with the sequential search will rise.
(b) If the data processing speed with the binary search rises:
f the maximum number of searches is 15 and the input value (51) is out of the coordinate range, 16 or over, the number of binary searches will be equal to the number of sequential numbers or smaller. Therefore, the data processing speed with the binary search will rise.


## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The X coordinates of the scaling conversion data positioned before the point specified by (51) are not set in ascending order. (However, this error is not detected when SM750 is on.)
(Error code: 4100)
- The input value specified by (S1) is out of the range of the scaling conversion data set.
(Error code: 4100)
- The number of $X$ and $Y$ coordinates of the device specified by (22) is out of the range from 1 to 32767.
(Error code: 4100)
- The number of $X$ and $Y$ coordinates of the device specified by (s2) is out of the specified range.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0, and then outputs the data at D20.
[Ladder Mode]
[SCL $\quad$ D0 $\quad$ D100 $\quad$ D20

## [List Mode]

| Step |  | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LD | M100 |  |  |
| 1 | SCL | D0 | D100 | D20 |  |
| 5 | END |  |  |  |  |
|  |  |  |  |  |  |

## [Operation]

Scaling conversion data component

| Setting item |  | Device | Setting contents |
| :---: | :---: | :---: | :---: |
| Number of coordinate points |  | D100 | K5 |
| Point 1 | X coordinate | D101 | K5 |
|  | Y coordinate | D102 | K13 |
| Point 2 | X coordinate | D103 | K10 |
|  | $Y$ coordinate | D104 | K15 |
| Point 3 | X coordinate | D105 | K17 |
|  | Y coordinate | D106 | K13 |
| Point 4 | X coordinate | D107 | K20 |
|  | Y coordinate | D108 | K8 |
| Point 5 | X coordinate | D109 | K25 |
|  | Y coordinate | D110 | K22 |



### 7.13.5 Scaling (Point-by-point coordinate data) (SCL2(P),DSCL2(P))

QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S1) : Input values for scaling or head number of the device where input values are stored(BIN 16/32 bits)
(s2) : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
(D) : Head number of the devices where output values depending on scaling are stored(BIN 16/32 bits).

| Setting Data | Internal Devices |  | R, ZR | J..:1... |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | - | - |
| (D) | - | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ |  | - | - |

## 3 Function

## SCL2

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by (22) with the input value specified by (S1), and then stores the operation result into the devices specified by (D).
The scaling conversion is executed based on the scaling conversion data stored in the device specified by (2) and up.

Scaling conversion data component

| Setting item |  | Device assignment |
| :---: | :---: | :---: |
| Number of coordinate points |  | (S2) |
| X coordinate | Point 1 | (S2) +1 |
|  | Point 2 | (52) +2 |
|  |  | ! |
|  | Point n | (S2) +n |
| Y coordinate | Point 1 | (S2) $+n+1$ |
|  | Point 2 | (S2) $+\mathrm{n}+2$ |
|  | ! |  |
|  | Point n | (S2) $+2 n$ |


※n indicates the number of coordinates
specified by (S2). specified by (S2).
(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (51) within the range of the scaling conversion data (within the range of (82) devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.

## DSCL2(P)

(1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by (22) with the input value specified (31), and then stores the operation result into the devices specified by (D).
The scaling conversion is executed based on the scaling conversion data stored in the device specified by (52) and up.


※n indicates the number of coordinates
specified by (S2).
(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (51) within the range of the scaling conversion data (within the range of (52) and (22) +1 devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
(6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

## VPOINT

When the coordinates of the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also change. The number of searches determines the processing speed. Fewer number of searches make the processing run faster.
For details, refer to Section 7.13.4.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The $X$ coordinates are not set in ascending order.
(Error code: 4100)
- The input value specified by (51) is out of the range of the scaling conversion data set.
(Error code: 4100)
- The number of $X$ and $Y$ coordinates of the device specified by ©2 is out of the range from 1 to 32767.
(Error code: 4100)
- The number of $X$ and $Y$ coordinates of the device specified by (®2) is out of the specified range.
(Error code: 4101)


## $\square$ Program Example

(1) The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0, and then outputs the data at D20.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | M100 |  |
| 1 | SCL2 | D0 | D110 |
| 5 | END |  |  |

[Operation]

| $\begin{aligned} & \text { Scaling conver } \\ & \begin{array}{\|c} \text { Setting item } \\ \hline \end{array} \end{aligned}$ |  | ata | mponent |
| :---: | :---: | :---: | :---: |
|  |  | Device | Setting contents |
| Number of coordinate points |  | D110 | K5 |
| Xcoororate | Point 1 | D111 | K7 |
|  | Point 2 | D112 | K13 |
|  | Point 3 | D113 | K15 |
|  | Point 4 | D114 | K18 |
|  | Point 5 | D115 | K20 |
| Ycoorinate | Point 1 | D116 | K-14 |
|  | Point 2 | D117 | K-7 |
|  | Point 3 | D118 | K-15 |
|  | Point 4 | D119 | K-11 |
|  | Point 5 | D120 | K-18 |



### 7.14 File register switching instructions

### 7.14.1 Switching file register numbers (RSET(P))


(s) : Block number data used to change the block number or the number of the device where the block number data is stored (BIN 16 bits)

(1) Changes the file register block number used in the program to the block number stored in the device designated at (s).
Following the block number change, all file registers used in the sequence program are processed to the file register of the block number after the change.

## Example

When switching block number from block No. 0 to block No. 1


## ®POINT

When a file register (R) is refreshed and the block No. of the file register is switched with the RSET instruction, follow restrictions.
For the restrictions on file registers, refer to Section 3.10.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The block number designated by (s) does not exist.
(Error code: 4100)
- There is no file register for the specified block No.


## $\square$ Program Example

(1) The following program compares R0 of block No. 0 and block No. 1. [Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | RSETP | K0 |
| 3 | MOVP | RO D0 |
| 7 | MOVP | R1 D1 |
| 9 | LD $=$ | D0 D1 |
| 12 | OUT | Y40 |
| 13 | LDく | D0 D1 |
| 16 | OUT | Y41 |
| 17 20 | LD> | D0 Y42 |
| 21 | END |  |

[Operation]


### 7.14.2 Setting files for file register use (QDRSET(P))


(S) : Character string data of the drive No./file name in which the file register is set, or head number of the devices where the character string data is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J...alin |  | U | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |

(1) Changes the file register file name used in the program to the file name being stored at the device designated by © .
After the file names have been changed, all the file registers being used by the sequence program process the file register of the block No. 0 of the renamed file.
Block number switches are performed by the RSET instruction.

## Example

When switching from Drive No. 1/File name B to Drive No. 3/File name A

(2) Drive number can be designated from 1 to 4 .
(The drive number cannot be designated as drive 0 (program memory/internal memory).) Note that available drives vary depending on the CPU module used.
Refer to the manual of the CPU module and check the drives that can be specified.
(3) It is not necessary to designate the extension (.QDR) with the file name.
(4) A file name setting can be deleted by designating the NULL character ( $00_{\mathrm{H}}$ ) for the file name.
(5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.

## XPOINT

1. If the file name is changed with the QDRSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN. To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QDRSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.
2. For refreshing a file register, do not change the file name of the file register with the QDRSET instruction. For restrictions on file registers, refer to Section 3.10.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- File name does not exist at the drive number designated by © $($
(Error code: 2410)


## $\triangle$ Program Example

(1) The following program compares R0 of ABC in block No. 1 and R0 of DEF in block No. 1. [Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 1 | $\begin{aligned} & \text { LD } \\ & \text { QDRSETP } \end{aligned}$ | ${ }^{\times 1} 1: A B C$ " |
| 6 | MOVP | RO ABC D 0 |
| 8 | QDRSETP | "1 :DEF" |
| 13 | MOVP | R0 D1 |
| 15 | LD $=$ | D0 D1 |
| 18 | OUT | Y40 |
| 19 | LDく | D0 D1 |
| 22 | OUT | Y41 |
| 23 | LD> | D0 D1 |
| 26 27 | OUT END | Y42 |

[Operation]


### 7.14.3 File setting for comments (QCDSET(P))


(5) : Character string data of the drive No./file name in which the comment file is set, or head number of the devices where the character string data is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | 小等: |  |  | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Changes the file register file name used in the program to the file name being stored at the device designated by (s).
After the file name change, comment data being used by the sequence program perform processing in relation to the comment data of the file name after the change.

## Example

When switching from Drive No. 1/File name B to Drive No. 3/File name A

(2) Drive number can be designated from 1 to 4.
(The drive number cannot be designated as drive 0 (program memory/internal memory).)
Note that available drives vary depending on the CPU module used.
Refer to the manual of the CPU module and check the drives that can be specified.
(3) It is not necessary to designate the extension (.QCD) with the file name.
(4) A file name setting can be deleted by designating the NULL character ( $00_{\mathrm{H}}$ ) for the file name.
(5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.
(6) This instruction cannot be executed while SM721 is ON for the Universal model QCPU. No operation if executed.

## XPOINT

If the file name is changed with the QCDSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN.
To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QCDSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- File name does not exist at the drive number designated by (s).
(Error code: 2410)


## $\square$ Program Example

(1) The following program switches object file to file name ABC. QCD at drive No. 0 when $\mathrm{X0}$ is ON, and to DEF. QCD at drive No. 1 when X1 is ON.
[Ladder Mode]


Switches to $A B C$ at drive No. 1

Switches to DEF at drive No. 3
[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD ${ }^{\text {CDSETP }}$ | ${ }^{\prime \prime} 1 .{ }_{\text {ABC }}$ |
| 6 |  |  |
| 7 | QCDSETP | "3 DEF" |

### 7.15 Clock instructions

### 7.15.1 Reading clock data (DATERD(P))


(D) : Head number of the devices where the read clock data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR |  |  |  | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - |  |  |  |  |  |  |  |  |

## Function

(1) Reads "year, month, day, hour, minute, second, and day of week" from the clock element of the CPU module and stores it as BIN value to the device designated by (D) or later device.

(2) The "year" at © is stored as 4-digit year indication.
(3) The "day of week" at © +6 is stored as 0 to 6 to represent the days Sunday to Saturday.

| Day of week | Sun | Mon | Tue | Wed | Thu | Fri | Sat |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stored data | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

(4) Compensation is made automatically for leap years.
(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program outputs the following clock data as BCD values:
Year ..........Y70 to Y7F
Month ......Y68 to Y6F
Day .......... Y60 to Y67
Hour........ Y58 to Y5F
Minute....... Y50 to Y57
Second ..... Y48 to Y4F
Week ....... Y44 to Y47
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 |  | SM400 |
| 1 | DATERD |  |
| 3 | BCD | DO K4Y70 |
| 6 | BCD | D1 K2Y68 |
| 9 | BCD | D2 K2Y60 |
| 12 | BCD | D3 K2Y58 |
| 15 | BCD | D4 K2Y50 |
| 18 | ${ }^{\text {BCD }}$ | D5 K2Y48 |
| 24 | BCD | D6 KiY44 |

[Operation]


### 7.15.2 Writing clock data (DATEWR(P))


(S) : Head number of the devices where clock data to be written into the clock device is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J...al |  | U:ina | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  |  |  | - |  |  |  |

## Function

(1) Writes clock data stored in the device number designated by ©s or later device number to the clock element of the CPU module.

(2) Each item is set as a BIN value.
(3) The "year" at (s) is designated by using four-digit year indication between 1980 to 2079.
(4) © +1 designates the "month" in values of from 1 to 12 (January to December).
(5) © +2 designates the "day" in values of from 1 to 31 .
(6) © +3 designates the "hour" in values of from 0 to 23 (using 24-hour clock, from 0 hours to 23 hundred hours). (Uses the 24-hour clock.)
(7) © +4 designates the "minute" in values of from 0 to 59.
(8) © +5 designates the "second" in values of from 0 to 59 .
(9) © +6 designates the "day of week" in values of from 0 to 6 (Sunday to Saturday).

| Day of week | Sun | Mon | Tue | Wed | Thu | Fri | Sat |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stored data | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- Individual items of data have been set outside the setting range.
(Error code: 4100)
- The device specified by (s) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program writes the following clock data to the clock element as $B C D$ values when X 40 is turned ON .

| Year .............. X30 to X3F | Hour................. X18 to X1F |
| :--- | :--- |
| Month ........... X28 to X2F | Minute.............. X10 to X17 |
| Day ............. X20 to X27 | Second .......... X8 to XF |
| Week ............ X4 to X7 |  |
| [Ladder Mode] |  |


[List Mode]

\begin{tabular}{|c|c|c|c|}
\hline Step \& Instruction \& \& Device <br>
\hline 0 \& ${ }_{\text {LIN }}$ \& $\times 40$

4430 \& <br>
\hline 4 \& ${ }_{\text {B }}$ \& K2<28 \& 01 <br>
\hline 7 \& ${ }_{\text {BIN }}^{\text {BiN }}$ \& K2x20
$\mathbf{K 2} 218$ \& ${ }_{\text {D2 }}$ <br>
\hline 13 \& ${ }_{\text {BIN }}$ \& K2 210 \& D4 <br>
\hline 16
19 \& BIN \& K2x8
$\mathbf{K 1 \times 4}$ \& ${ }_{06}^{05}$ <br>
\hline 22 \& DATEWRP \& D0 \& <br>
\hline
\end{tabular}

[Operation]


### 7.15.3 Clock data addition operation (DATE $+(\mathrm{P})$ )

DATE+

DATE+P

(51) : Head number of the devices where the clock data to be adjusted by addition is stored (BIN 16 bits)
(52) : Head number of the devices where the time data to be added for adjustment is stored (BIN 16 bits)
(D) : Head number of the devices where the result of addition of clock (time) data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | 小品, |  | U | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (52) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Adds the time data designated by (52) to the clock data designated by (31), and stores the result into the area starting from the device designated by (D).

| (S1)$\text { (S1) }+1$ | Data range |  |  | Data range |  |  | Data range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hour | (0 to 23) | (S2) | Hour | (0 to 23) | (D) | Hour | (0 to 23) |
|  | Minute | (0 to 59) + | (22) +1 | Minute | (0 to 59) | (D) +1 | Minute | (0 to 59) |
| (S1) +2 | Second | (0 to 59) | (52) +2 | Second | (0 to 59) | (D) +2 | Second | (0 to 59) |

For example, adding the time 7:48:10 to 6:32:40 would result in the following operation:

|  | Hour: 6 |
| :--- | :---: |
|  | (S1) |
|  | (S1) +1 |
|  | Minute: 32 |
|  | Second: 40 |
|  |  |


$\square$

| (D) | Hour: 14 |
| :--- | :--- |
|  | Minute: 20 |
|  |  |

(D) +2 Second: 50
(2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.
For example, if the time 20:20:20 were added to 14:20:30, the result would not be 34:40:50, but would instead be 10:40:50.


$\longmapsto$

|  |  |
| :--- | :--- |
|  | Hour: 10 |
|  | (D) +1 |
| (D) +2 | Minute: 40 |
|  | Second: 50 |

## Remark

See 7.15.2 for further information regarding the data that can be set for hours, minutes, and seconds.

## 0 Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The data set by (S1) and (52) is outside the setting range.
(Error code: 4100)
- The device specified by (51) or (S2) or (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program adds 1 hour to the clock data read from the clock element, and stores the results in the area starting from D100 when X20 is ON.
[Ladder Mode]
$\left.\begin{array}{llll} & \text { [DATERDP } & \text { D0 } & 1\end{array}\right]$ Reads data in the clock element to D0 or later
[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 2$ |  |  |
| 1 | DATERDP | D0 |  |  |
| 3 | MOVP | K1 | 010 |  |
| 5 | DMOVP | K0 | 011 |  |
| +8888 | DATE+P | D3 | D10 | D100 |

## [Operation]

- Time data read operation triggered by DATERDP instruction.

| Clock element | D0 | 95 | Year |
| :---: | :---: | :---: | :---: |
|  | D1 | 5 | Month |
|  | D2 | 15 | Day |
|  | D3 | 10 | Hour |
|  | D4 | 23 | Minute Time data |
|  | D5 | 41 | Second |
|  | D6 | 2 | Day of week |

- Addition triggered by DATE+P instruction.



### 7.15.4 Clock data subtraction operation (DATE-(P))

DATE-
DATE-P


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The data set by (51) and (52) is outside the setting range.
(Error code: 4100)
- The device specified by (51) or (22) or (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## Program Example

(1) The following program subtracts the time data stored in devices starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result at devices starting from R10.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 3 | ÄTERDP ATE-P | $\begin{aligned} & \text { X1C } \\ & \text { D100 } \\ & \text { D103 } \end{aligned}$ | D10 |

## [Operation]

- Time data read operation triggered by DATERDP instruction.

| Clock device | D100 | 95 | Year |
| :---: | :---: | :---: | :---: |
|  | D101 | 4 | Month |
|  | D102 | 20 | Day |
|  | D103 | 3 | Hour |
|  | D104 | 21 | Minute Time data |
|  | D105 | 20 | Second |
|  | D106 | 1 | Day of week |

- Subtraction as triggered by DATE-P instruction (when 10 hours, 40 minutes, and 10 seconds have been designated by D10 to D12).



### 7.15.5 Time data conversion (from Hour/Minute/Second to Second) (SECOND(P))


(S) : Head number of the devices where the clock data before conversion is stored (BIN 16 bits)
(D) : Head number of the devices where the clock data after conversion will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J): |  | U..ig... | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |

(1) Converts the time data stored in the area starting from the device designated by © to seconds and stores the conversion result into the device designated by (D).


For example, if the value were 4 hours, 29 minutes, and 31 seconds, the conversion would be made as follows:


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data set by © and is outside the setting range.
(Error code: 4100)
- The device specified by (s) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program converts the clock time data read from the clock element into second when X20 is turned ON, and stores the result at D100 and D101.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |
| :---: | :--- | :---: |
|  | Levice |  |
| 0 | LD | X20 |
| 1 | DATERDP |  |
| 3 | SECONDP | D10 |
| 6 | END |  |

## [Operation]

- Time data read operation triggered by DATERDP instruction.

$\begin{array}{c|c|l}\text { D10 } & \text { 95 } & \text { Year } \\$\cline { 2 - 2 } D11 \& 4 \& Month <br> D12 \& 20 \& Day <br> D13 \& 20 \& Hour <br> D14 \& 21 \& Minute <br> D15 \& 23 \& Second\end{array}$\}$ Time data
- Conversion to seconds as triggered by the SECONDP instruction.


### 7.15.6 Time data conversion (from Second to Hour/Minute/Second ) (HOUR(P))


(S): Head number of the devices where clock data before conversion is stored (BIN 32 bits)
(D) : Head number of the devices where the clock data after conversion will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J)! |  | U...iga | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Converts the data in seconds stored in the device number designated by © to an hour/ minute/second format, and stores the conversion result into the area starting from the device designated by (D) .


For example, if 45325 seconds were the value designated, the conversion operation would be conducted as follows:


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The data set by (s) and is outside the setting range.
(Error code: 4100)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program converts the seconds stored at D0 and D1 into an hour, minute, second format, and stores the result at devices starting from D100 when X20 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |
| :---: | :--- | :--- |
| Device |  |  |
| 0 | LD | X20 |
| 1 | HOURP | DO |
| 4 | END |  |

## [Operation]

- Conversion to hour minute, and second format by the HOURP instruction (when the value 40000 seconds has been designated by D1 and D0).



### 7.15.7 Date comparison (DT=,DT<>,DT>,DT<=,DT<,DT>=)


$Q_{n U(D)(H) C P U: ~ T h e ~ s e r i a l ~ n u m b e r ~(f i r s t ~ f i v e ~ d i g i t s) ~ i s ~ " 10102 " ~ o r ~ l a t e r . ~}^{\text {( }}$ QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S1): Head number of the devices where the data to be compared are stored (BIN 16 bits)
(S2) : Head number of the devices where the data to be compared are stored (BIN 16 bits) n : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR |  |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (2) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## in Function

(1) This instruction compares the date data specified by (31) with those specified by (22), or the date data specified by (51) with current date data. Setting n can determine the data to be compared.
(a) Comparison of given date data

- This instruction treats the date data specified by (51) and (32) as a normally open contact, and then compares the data in accordance with the value of $n$.


Data range
(1980~2079)

(b) Comparison of current date data
- This instruction treats the date data specified by (S1) and the current date data as a normally open contact, and then compares the data in accordance with the value of n.



## 区POINT

When either (51) or (52) corresponds to any of the following in comparing given or current date data with given date data, the operation error (error code: 4101) or a malfunction may occurs.

- The range of the devices to be used for the index modification is specified over the range of the device specified by (51) or (32).
- File registers are specified by (51) or (s2) without a register set.
(2) This instruction sets BIN values for each item.
(3) This instruction sets the year of four digits selected from 1980 to 2079 with the BIN value specified by (51) or (52).
(4) This instruction sets the month selected from 1 to 12 (January to December) with the BIN value specified by (51) +1 or (2) +1 .
(5) This instruction sets the day selected from 1 to 31 (1st to 31 st) for with the BIN value specified by (S1) +2 or (32) +2 .
(6) This instruction specifies the following values at n so that the data to be compared can be specified.
The bit configuration specified at n is as follows.

(a) Date data to be compared (from 0 to 2nd bit)
- 0: Does not compare specified date data (year/month/day).
- 1: Compares specified date data (year/month/day).
(b) Operation data to be compared (15th bit)
- 0: Compares the date data specified by (51) with the date data specified by (22).
- 1: Compares the date data specified by (51) with the current date data.
- Ignores the date data specified by (22).
(c) The following table shows processing details of bits to be compared.

| n value for comparison of specified date data with given date data | n value for comparison of specified date data with current date data | Date to be compared | Processing details |
| :---: | :---: | :---: | :---: |
| 0001H | 8001H | Day | Comparison of days ( $51+2$ ) |
| 0002H | 8002H | Month | Comparison of months ( S1 $1+1$ ) $^{\text {a }}$ |
| 0003H | 8003H | Month, day | Comparison of months (\$1)+1) and days (\$1)+2) |
| 0004H | 8004H | Year | Comparison of years (S1) |
| 0005H | 8005 H | Year, day | Comparison of years (51) and days ( $51+2$ ) |
| 0006H | 8006H | Year, month | Comparison of years (51) and months (S1)+1) |
| 0007H | 8007H | Year, month, day | Comparison of years (①), months (\$1)+1), and days (S1)+2) |
| Other than 0001 H to | 0007H,8001H to 8007H | No objects | No comparison of years (①), months (S1)+1), and days (S1)+2) (Non-conductive) |

(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Even if they are not recognized as date data but the range of the devices is within the setting range, SM709 will not be turned on.
Moreover, if the range of devices specified by (51) to (517) +2 or (52) to (52) +2 exceeds the range of specified devices, SM709 will be turned on after the instruction execution and no-conductive status will be made.
Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.
(8) The following table shows the comparison operation results for each instruction.

| Instruction symbols in $\square$ | Condition | Comparison operation result | Instruction symbols in $\square$ | Condition | Comparison operation result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DT= | (51) $=$ (52) | Conductive status | DT= | (51) $\neq$ (32) | No-conductive status |
| DT<> | (51) $\neq$ (52) |  | DT<> | (52) $=$ (51) |  |
| DT> | (51) $>$ (52) |  | DT> | (51) $\leqq$ (32) |  |
| DT<= | (51) $\leqq$ (52) |  | DT<= | (51) $>$ (52) |  |
| DT< | (51) $<$ (32) |  | DT< | (51) $\geqq$ (52) |  |
| DT>= | (51) $\geqq$ (52) |  | DT>= | (51) $<$ (32) |  |

(a) The following figure shows the comparison example of dates.


The following table shows the conductive states resulting from performing the comparison operation of the dates $\mathrm{A}, \mathrm{B}$, and C shown above.
Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

| Comparison <br> objects | $\mathrm{A}<\mathrm{B}$ | $\mathrm{B}<\mathrm{C}$ | $\mathrm{A}<\mathrm{C}$ |
| :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | $\times$ | $\times$ |
| Month | $\times$ | $\bigcirc$ | $\times$ |
| Month, day | $\times$ | $\bigcirc$ | $\times$ |
| Year | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| No objects | $\times$ | $\times$ | $\bigcirc$ |

O: Conductive $\times$ : No-conductive
(b) Even if the dates to be compared do not exist practically, this instruction executes the comparison operation for the objects with the settable dates in accordance with the following condition.

- Date A: 2006/02/30 (This date is settable, though it does not exist.)
- Date B: 2007/03/29
- Date C: 2008/02/31 (This date is settable, though it does not exist.)

| Comparison <br> objects | Comparison condition |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{A}<\mathrm{B}$ | $\mathrm{B}<\mathrm{C}$ | $\mathrm{A}<\mathrm{C}$ |
| Month | $\times$ | $\times$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\times$ | $\times$ |
| Year | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| No objects | $\times$ | $\times$ | $\times$ |

O: Conductive $\times$ : No-conductive

## O Operation Error

(1) Any operation errors do not occur in $\mathrm{DT}=, \mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=, \mathrm{DT}<, \mathrm{DT}>=$ instruction.

## $\square$ Program Example

(1) The following program compares the data stored in D0 with the data (year, month, and day) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LDDT= | DO | D10 |
| 4 | QUT | Y33 |  |
| 5 | END |  |  |

(2) The following program compares the data stored in D0 with the current date data (year and month), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M 0 is turned on.
[Ladder Mode]

[List Mode]

(3) The following program compares the data stored in D0 with the data (year and day) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 1 5 6 | LD ${ }_{\text {ANDDT }}$ <br> OUT <br> END | $\begin{aligned} & M O \\ & D 0 \\ & Y 33 \end{aligned}$ | D10 |

(4) The following program compares the data stored in D0 with the current date data (year), and makes Y33 be conductive status when the value of the current date data is the data value stored in D0 or larger.
[Ladder Mode]


## [List Mode]



### 7.15.8 Clock comparison (TM=,TM<>,TM>,TM<=,TM<,TM>=)



QnU(D)(H)CPU: The serial number (first five digits) is "10102" or later. QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(51) : Head number of the devices where the data to be compared are stored (BIN 16 bits)
(52) : Head number of the devices where the data to be compared are stored (BIN 16 bits)
n : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)

| SettingData | Internal Devices |  | R, ZR | J\%: |  | U:19:\% | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (2) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) This instruction compares the clock data specified by (51) with those specified by (91), or the clock data specified by (31) with the current time data. Setting n determines the data to be compared.
(a) Comparison of given clock data

- This instruction treats the clock data specified by (51) and the clock data specified by (S1) as a normally open contact, and compares the data in accordance with the value of $n$.
(b) Comparison of current time data
- This instruction treats the clock data specified by (51) and the current time data as a normally open contact, and compares the data in accordance with the value of $n$.
- This instruction treats the clock data specified by (s1) as dummy data and ignores the data.

| (S1) |  | $\begin{aligned} & \text { Data range } \\ & (0 \sim 23) \end{aligned}$ |
| :---: | :---: | :---: |
|  | Hour |  |
| (S1) +1 | Minute | (0~59) |
| (S1) +2 | Second | (0~59) |



## ®POINT

When either (s1) or (51) corresponds to any of the following conditions in comparing given or current time data with specified clock data, the operation error (error code: 4101) or a malfunction may occurs.

- The range of the devices to be used for the index modification is specified over the range of the device specified by (51) or (51).
- File registers are specified by (51) or (51) without a register set.
(2) This instructions set BIN values for each item.
(3) This instructions sets the time selected from 0 to 23 (midnight to 23 o'clock) with the BIN value specified by (51) or (51). (Uses the 24-hour clock.)
(4) This instructions sets the minute selected from 0 to 59 ( 0 to 59 minutes) with BIN value specified by (51) +1 or (51) +1 .
(5) This instructions sets the second selected from 0 to 59 ( 0 to 59 seconds) with BIN value specified by (S1) +2 or (S1) +2 .
(6) This instructions specifies the following values at n so that the data to be compared can be specified.
The bit configuration specified at n is as follows.
This instruction specifies 0 at bits from 3rd to 14 th. The instruction will be non-conductive status without specifying 0 regardless of the operation result.

(a) Clock data to be compared (from 0 to 2 nd bit)
- 0: Does not compare specified clock data (hour/minute/second).
- 1: Compares specified clock data (hour/minute/second).
(b) Operation data to be compared (15th bit)
- 0: Compares the clock data specified by (31) with the clock data specified by (31).
- 1: Compares the clock data specified by (51) with the current time data. Ignores the clock data specified by (51).
(c) The following table shows processing details of bits to be compared.

| n value for comparison of pecified clock data with given clock data | n value for comparison of specified clock data with current time data | Time to be compared | Processing details |
| :---: | :---: | :---: | :---: |
| 0001H | 8001H | Second | Comparison of seconds (\$1)+2) |
| 0002H | 8002H | Minute | Comparison of minutes ( $(11)+1$ ) |
| 0003H | 8003H | Minute, second | Comparison of minutes ( (51)+1) and seconds days (S1) +2 ) |
| 0004H | 8004H | Hour | Comparison of hours (\$1) |
| 0005H | 8005 H | Hour, second | Comparison of hours (①) and seconds (51 +2 ) |
| 0006H | 8006H | Hour, minute | Comparison of hours (\$1) and minutes (\$1) +1 ) |
| 0007H | 8007H | Hour, minute, second | Comparison of hours (S1), minutes (S1) +1 ), and seconds (S1)+2) |
| Other than 0001 H to 0007 H , 8001H to 8007H |  | No objects | No comparison of hours (S1), minutes (S1) +1 ), and seconds (\$1+2) (Non-conductive) |

(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.
Moreover, if the range of devices specified by (51) to (51) +2 or (51) to (51) +2 exceeds the range of specified devices, SM709 will be turned on and no-conductive status will be made.
(8) The following table shows the comparison operation results for each instruction.

| Instruction symbols in $\qquad$ | Condition | Comparison operation result | Instruction symbols in $\qquad$ | Condition | Comparison operation result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TM $=$ | (51) $={ }^{\text {s2 }}$ | Conductive status | TM= | (31) $\neq$ (32) | No-conductive status |
| TM<> | (51) $\neq$ (32) |  | TM<> | (52) $=$ (31) |  |
| TM> | (51) $>$ (52) |  | TM> | (31) $\leqq$ (32) |  |
| TM<= | (51) $\leqq$ (32) |  | TM<= | (51) $>$ (32) |  |
| TM< | (51) < (32) |  | TM< | (51) $\geqq$ (32) |  |
| TM>= | (51) $\geqq$ (52) |  | TM>= | (51) $<$ (32) |  |

(a) The following figure shows the comparison example of time.


The following table shows the conductive states resulting from performing the comparison operation of the dates $\mathrm{A}, \mathrm{B}$, and C shown above.
Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

| Comparison objects | Comparison condition |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{A}<\mathrm{B}$ | $\mathrm{B}<\mathrm{C}$ | $\mathrm{A}<\mathrm{C}$ |
| Second | $\bigcirc$ | $\times$ | $\times$ |
| Month | $\times$ | $\bigcirc$ | $\times$ |
| Month, day | $\times$ | $\bigcirc$ | $\times$ |
| Hour | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Hour, second | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Hour, minute | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Hour, minute, second | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| No objects | $\times$ | $\times$ | $\times$ |

O: Conductive $\times$ : No-conductive

## O Operation Error

(1) Any operation errors do not occur in $T M=, T M<>, T M>, T M<=, T M<, T M>=$ instruction.

## Program Example

(1) The following program compares the data stored in D0 with the data (hour, minute, and second) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.
[Ladder Mode] [List Mode]


(2) The following program compares the data stored in DO with the current time data (hour and minute), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M0 is turned on.
[Ladder Mode]
[List Mode]

(3) The following program compares the data stored in D0 with the data (hour and second) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.

## [Ladder Mode]


(4) The following program compares the data stored in D0 with the current time data (hour), and makes Y33 be conductive status when the value of the current time data is the data value stored in D0 or larger.
[Ladder Mode]


## [List Mode]



### 7.16 Expansion Clock Instructions

### 7.16.1 Reading expansion clock data (S(P).DATERD)



(D): Head number of the devices where the read clock data will be stored (BIN 16 bits)


## Function

(1) Reads "year, month, day, hour, minute, second, day of the week, and millisecond" from the clock element of the CPU module, and stores it as BIN value into the device specified by (D) or later device.

|  | (D) | Year | $\begin{aligned} & (1980 \text { to } 2079) \\ & (1 \text { to } 12) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | (D) +1 | Month |  |
|  | (D) +2 | Day | (1 to 31) |
| Clock elem | (D) +3 | Hour (24-hour clock) | (0 to 23) |
| Clock ele | (D) +4 | Minute | (0 to 59) |
|  | (D) +5 | Second | (0 to 59) |
|  | (D) +6 | Day of week | (0 to 6) |
|  | (D) +7 | Millisecond | (0 to 999) |

(2) The "year" at © is stored as 4-digit year indication.
(3) The "day of the week" at © +6 is stored as 0 to 6 to represent the days Sunday to Saturday.

| Day of week | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stored data | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

(4) Compensation is made automatically for leap years.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device specified by (D) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)


## /Program Example

(1) The following program outputs the following clock data as BCD values:
Year .................... Y70 to Y7F
Month .............. Y68 to Y6F
Day .................... Y60 to Y67
Hour................ Y58 to Y5F
Minute................. Y50 to Y57
Second ............. Y48 to Y4F
Week ................ Y44 to Y47
Millisecond........ Y38 to Y43
[Ladder Mode]

|  | SM400 | [SP. DATERD |  | DO <br> K4Y70 | I |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $[B C D$ | DO |  |  | Outputs "Year" |
|  |  | $[B C D$ | D1 | K2Y68 |  | Outputs "Month" |
|  |  | $[B C D$ | D2 | K2Y60 |  | Outputs "Day" |
|  |  | $[B C D$ | D3 | K2Y58 |  | Outputs "Hour" |
|  |  | $[B C D$ | D4 | K2Y50 |  | Outputs "Minute" |
|  |  | $[B C D$ | D5 | K2Y48 |  | Outputs "Second" |
|  |  | $[B C D$ | D6 | K1Y44 |  | Outputs "Day of Week" |
|  |  | $[B C D$ | D7 | K3Y38 | $]$ | Outputs "Millisecond" |
| 31 |  |  |  | [END | ] |  |

## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | SP. DATERD |  | ${ }_{\text {D0 }}$ |
| 10 | ${ }_{B C D}$ | D1 | K2Y68 |
| 13 | BCD | D2 | K2Y60 |
| 16 | BCD | D3 | K2Y58 |
| 19 | BCD | D4 | K2Y50 |
| 22 | BCD | D5 | K2Y48 |
| 25 | BCD | D6 | K1Y44 |
| 28 31 | BCD | D7 | K3Y38 |
| 31 | END |  |  |

[Operation]


## Caution

(1) This instruction reads clock data and stores those to a specified device even if a wrong clock data is set to the CPU module. (example: Feb. 30th)
When setting clock data with the DATEWR instruction or GX Developer, make sure to set a correct data.
(2) Time error of reading a clock data of millisecond is a maximum of 2 ms . (Difference between the data memorized by clock element inside of the CPU module and the data read by this function.)
(3) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
(a) Digit specification: K4
(b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code: 4004) will occur.

### 7.16.2 Expansion clock data addition operation (S(P).DATE+)



The first 5 digits of the serial No. are "07032" or higher.

(S1) : Head number of the devices where the clock data to be adjusted by addition is stored (BIN 16 bits)
(52) : Head number of the devices where the time data to be added for adjustment is stored (BIN 16 bits)
(D) : Head number of the devices where the result of addition of clock (time) data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J) |  | U:IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  |  |  | - |  |  |  |
| (52) | - | $\bigcirc$ |  |  |  | - |  |  |  |
| (D) | - | $\bigcirc$ |  |  |  | - |  |  |  |

(1) Adds the time data designated by (22) to the clock data designated by (31), and stores the result into the area starting from the device designated by (D).

| (S1)$\text { (S1) }+1$ |  | Setting data | (s2) |  | Setting data (0 to 23) | (D) |  | Setting data (0 to 23) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hour |  |  | Hour |  |  | Hour |  |
|  | Minute | (0 to 59) | (52) +1 | Minute | (0 to 59) | (D) +1 | Minute | (0 to 59) |
| (51) +2 | Second | (0 to 59) | + (52) +2 | Second | (0 to 59) | (D) +2 | Second | (0 to 59) |
| (51) +3 | - |  | (52) +3 | - |  | (D) +3 | - |  |
| (51) +4 | Millisecond | (0 to 999) | (52) +4 | Millisecond | (0 to 999) | (D) +4 | Millisecond | (0 to 999) |

For example, adding the time 7:48:10:500 to 6:32:40:875 would result in the following operation:

| (S1) | Hour: 6 |  | (52) | Hour: 7 |  | (D) | Hour: 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (51) +1 | Minute: 32 |  | (52) +1 | Minute: 48 |  | (D) +1 | Minute: 20 |
| (51) +2 | Second: 40 | + | (52) +2 | Second: 10 | $\square$ | (D) +2 | Second: 51 |
| (51) +3 | - |  | (52) +3 | - |  | (D) +3 | - |
| (51) +4 | Millisecond: 875 |  | (52) +4 | Millisecond: 500 |  | (D) +4 | Millisecond: 375 |

(2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.
For example, when the time 20:20:20:500 is added to 14:20:30:875, the result is not 34:40:51:375, but 10:40:51:375.

| (S1) | Hour: 14 |  | (52) | Hour: 20 |  | (D) | Hour: 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (51) +1 | Minute: 20 |  | (52) +1 | Minute: 20 |  | (D) +1 | Minute: 40 |
| (51) +2 | Second: 30 | + | (52) +2 | Second: 20 | $\square$ | (D) +2 | Second: 51 |
| (51) +3 | - |  | (52) +3 | - |  | (D) +3 | - |
| (51) +4 | Millisecond: 875 |  | (52) +4 | Millisecond: 500 |  | (D) +4 | Millisecond: 375 |

## XPOINT

Devices, (51) +3 , (S2) +3 , and (D) +3 are not used for operation.
A clock data read by the $S(P)$.DATERD instruction can be directly added.

| (D) | Hour |
| :---: | :---: |
| (D) +1 | Minute |
| (D) +2 | Second |
| (D) +3 | Day of week |
| (D) +4 | Millisecond |

When the clock data is read by the $S(P)$.DATERD instruction, day of week is inserted between "second" and "millisecond".
If the $S(P)$.DATE + instruction is used to read the clock data, the data can be directly used for addition since it does not perform the calculation for the day of a week.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data set by (51) and (52) is outside the range. (See Function (1).) (Error code: 4100)
- The device specified by (51),(32) or (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## Caution

(1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
(a) Digit specification: K4
(b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR.
(error code:4004) will occur.

## $\triangle$ Program Example

(1) The following program adds 1 hour to the clock data read from the clock element, and stores the results into the area starting from D100 when X20 is turned ON.
[Ladder Mode]

[List Mode]


## [Operation]

- Time data read operation by the SP.DATERD instruction

Clock element $\qquad$
$\left.\begin{array}{l|c|l}\text { D0 } & 05 & \text { Year } \\ \text { D1 } & 5 & \text { Month } \\ \text { D2 } & 17 & \text { Day } \\ \text { D3 } & 10 & \text { Hour } \\ \text { D4 } & 23 & \text { Minute } \\ \text { D5 } & 41 & \text { Second } \\ \text { D6 } & 2 & \text { Day of week }\end{array}\right\}$ Time data

- Addition by the SP.DATE+ instruction

| D3 | Hour: 10 |  | D10 | Hour: 1 |  | D100 | Hour: 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D4 | Minute: 23 |  | D11 | Minute: 0 |  | D101 | Minute: 23 |
| D5 | Second: 41 | + | D12 | Second: 0 | $\square$ | D102 | Second: 41 |
| D6 | 2 (Tuesday) |  | D13 | - |  | D103 | - |
| D7 | Millisecond: 100 |  | D14 | Millisecond: 0 |  | D104 | Millisecond: 100 |

### 7.16.3 Expansion clock data subtraction operation (S(P).DATE-)

The first 5 digits of the serial No. are " 07032 " or higher.
S.DATE-

SP.DATE-

(2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result.
For example, when the clock time 10:42:12:500 is subtracted from 4:50:32:875, the result is not 6:8:20:375, but 18:8:20:375.

| (51) <br> (S1) +1 | Hour: 4 | - | (52) <br> (52) +1 | Hour: 10 |  | (D) | Hour: 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute: 50 |  |  | Minute: 42 |  | (D) +1 | Minute: 8 |
| (51) +2 | Second: 32 |  |  | Second: 12 | $\rightarrow$ | (D) +2 | Second: 20 |
| (51) +3 | - |  | (52) +3 | - |  | (D) +3 | - |
| (51) +4 | Millisecond: 875 |  | (52) +4 | Milisecond: 500 |  | (D) +4 | Millisecond: 375 |

## XPOINT

Devices, (S1) +3 , (52) +3 , and (D) +3 are not used for operation.
A clock data read by $\mathrm{S}(\mathrm{P})$.DATERD instruction can be directly subtracted.


When the clock data is read by the $S(P)$.DATERD instruction, day of week is inserted between "second" and "millisecond". If the $S(P)$.DATE- instruction is used to read the clock data, the data can be directly used for subtraction since it does not perform the calculation for the day of the week.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The data set by (S1) and (52) is outside the range. (See Function (1).) (Error code: 4100)
- The device specified by (S1) ,(52) or (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)
Caution
(1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
(a) Digit specification: K4
(b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code:4004) will occur.

## $\square$ Program Example

(1) The following program subtracts the time data stored in the area starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result into the area starting from D100.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | SP DATERD | X10 |  |  |
| 1 | $\begin{aligned} & \text { SP DATERD } \\ & \text { MOVP } \end{aligned}$ | K10 | D0 D10 |  |
| 9 | MOVP | K40 | D11 |  |
| 11 | MOVP | K10 | D12 |  |
| 13 | MOVP | K500 | D14 |  |
| 15 23 | SP DATE- | D3 | D10 | D100 |

## [Operation]

- Time data read operation by the SP.DATERD instruction

| Clock element | D0 | 05 | Year |  |
| :---: | :---: | :---: | :---: | :---: |
|  | D1 | 2 | Month |  |
|  | D2 | 23 | Day |  |
|  | D3 | 8 | Hour |  |
|  | D4 | 42 | Minute | Time data |
|  | D5 | 1 | Second |  |
|  | D6 | 3 | Day of week |  |
|  | D7 | 997 | Millisecond | Time data |

- Subtraction by the SP.DATE- instruction



### 7.17 Program control instructions

(1) Processing when the execution type is converted with the program control instruction is as follows.

| Execution type before change | Executed Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PSCAN | PSTOP | POFF | PLOW |
| Scan execution type | No change-remains scan type execution. | Becomes stand-by type. | Output turned OFF in next scan. <br> Becomes stand-by type from the next scan after that. | Becomes low speed execution type. |
| Initial execution type | Becomes scan execution type. |  |  |  |
| Stand-by type |  | No change-remains stand-by type | Ignored |  |
| Low speed execution type | Low speed execution type execution is stopped, becomes scan execution type from the next scan. <br> (Execution from step 0) | Low speed execution type execution is stopped, becomes stand-by type from next scan. | Low speed execution type execution is stopped, and output is turned OFF in the next scan. Becomes stand-by type from the next scan after that. | No change -remains low speed execution type. |
| Fixed scan execution type | Becomes scan execution type. | Becomes stand-by type. | Output turned OFF in next scan. <br> Becomes stand-by type from the next scan after that. | Becomes low speed execution type. |

## POINT

Once the fixed scan execution type program is changed to another execution type, it cannot be returned to the fixed scan execution type.
(2) As program execution type conversions by PSCAN and PSTOP instructions occur at the END processing, such conversions are impossible during program execution.
When different execution types have been set for the same program in the same scan, the execution type will be that specified by the execution switching command that was executed last.

*1: The order of "GHI" and "DEF" program execution is determined by the program settings parameters.
Switching from the fixed scan execution type program to the execution type program is performed in the following timing.
(a) For the Universal model QCPU

The execution type is changed when the execution of the fixed scan execution type is stopped at the END processing after the program control instruction execution.
(b) For the CPU modules other than the Universal model QCPU

The execution of the fixed scan execution type is stopped at the execution of the program control instruction, and the execution type is changed at the END processing.
(3) When the POFF instruction is executed, the output is turned OFF at the next scan, and the execution type will be the stand-by type at the second next scan and later.
If executed prior to the output OFF processing, the program control instruction is ignored.

### 7.17.1 Program standby instruction (PSTOP(P))


(s) : Character string for the name of the program file to be set in the stand-by status or head number of the devices where the character string data is stored (character string)

| SettingData | Internal Devices |  | R, ZR | Ј". |  | U19:\% | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |

(1) Places the file name program stored in the device designated by (5) in the stand-by status.
(2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the stand-by type.
(3) The specified program is placed in the stand-by status when END processing is performed.
(4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(5) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The program with the file name specified by (s) does not exist.
(Error code: 2410)
- The program type of the file name specified by (s) is the SFC program. (Error code: 2412)
- The file name storage destination device of (s) exceeds the range of the corresponding device.
(Error code: 4101)


## Program Example

(1) The following program places the program with the file name $A B C$ in the stand-by status when X0 goes ON.
[Ladder Mode]

[List Mode]


### 7.17.2 Program output OFF standby instruction (POFF(P))


(s) : File name of the program to be set in the standby status by turning OFF the output, or the device where the file name is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J. |  | U.fic: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |

## Function

(1) Changes the execution type of the program with the file name stored in the device designated by © .

- Scan execution type: Turns OFF outputs at the next scan (Non-execution processing). Programs are set as the stand-by type after the subsequent scan.
- Low speed execution type: Stops the execution of the low speed execution type program and turns OFF outputs at the next scan. Programs are set as the stand-by type after the subsequent scan.
(2) Only the programs stored in the drive No. 0 (program memory) can be set as the stand-by type.
(3) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(4) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The program with the file name specified by © does not exist.
(Error code: 2410)
- The file name storage destination device of (S) exceeds the range of the corresponding device.
(Error code: 4101)

1. Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

| OUT instruction |  | Forced OFF |
| :---: | :---: | :---: |
| SET instruction |  |  |
| RST instruction |  |  |
| SFT instruction | ...... | Maintains status |
| Basic instruction |  |  |
| Application instruction |  |  |
| PLS instruction |  | Processing identical to |
| Pulse generation | ..... | when condition contacts |
| instruction (\% P) |  | are OFF |
| Current value of low speed/high speed timer | .... | 0 |
| Current value of retentive timer |  |  |
| Current value of counter | ...... | Preserves |

## Program Example

(1) The following program makes the program with the file name $A B C$ non-executionable and places it in the standby status when XO is turned ON.
[Ladder Mode]
[List Mode]


### 7.17.3 Program scan execution registration instruction (PSCAN(P))


(s) : File name of the program to be set as a scan execution type, or head number of the devices where the file name is stored (character string)


## Function

(1) Sets the program whose file name is being stored at the device designated by © in the scan execution type.
(2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the scan execution type.
(3) Designated programs assume the scan execution type with END processing.

## Example

When programs $A, B$, and $C$ exist and program A performs "PSCAN" of program $D$.

(4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The program with the file name specified by (s) does not exist.
- The file name storage destination device of ©s exceeds the range of the corresponding device.
(Error code: 4101)
- The specified file name is the SFC program, and the SFC program for the other file name has been already started. (Dual activation error of the SFC program)
(For the Universal model QCPU)
(Error code: 4131)
(For the High Performance model QCPU, Process CPU, Redundant CPU)
(Error code: 2504)


## $\triangle$ Program Example

(1) The following program sets the program with file name $A B C$ as scan execution type when XO is turned ON .
[Ladder Mode]

[List Mode]


### 7.17.4 Program low speed execution registration instruction (PLOW(P))


(S) : File name of the program to be set as a low speed execution type, or head number of the devices where the file name is stored (character string)

| Setting Data | Internal Devices |  | R, ZR |  |  | U inal... | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |

## Function

(1) Sets the program whose file name is being stored at the device designated by © in low-speed execution type.
(2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the low speed execution type.
(3) Designated programs assume the low speed execution type with END processing.

## Example

When programs $A, B$, and $C$ exist and program $A$ performs "PLOW" of program D. (Assume that the constant scan has been set.)

Waiting for constant

(4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(5) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)

## OO Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

- The program with the designated file name does not exist.
(Error code: 2410)
- There is a CHK instruction contained within the program whose file name has been designated.
(Error code: 4235)


## $\triangle$ Program Example

(1) The following program sets the program with file name ABC as low-speed execution type when XO is turned ON.
[Ladder Mode]

[List Mode]


### 7.17.5 Program execution status check instruction (PCHK)

LDPCHK
ANDPCHK
ORPCHK

(s) : File name of the program whose execution status will be checked (character string)


## Function

(1) Checks whether the program of the specified file name is in execution or not (non-execution).
(2) The instruction is in conduction when the program of the specified file name is in execution, and the instruction is in non-conduction when the program is in non-execution.
(3) Specify the file name without an extension (.QPG).

For example, specify "ABC" when the file name is ABC.QPG.

## 0 Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The program with the designated file name does not exist.
(Error code: 2410)


## Program Example

(1) Program that keeps Y10 ON when the program file "ABC.QPG" is being executed.

$\left[\begin{array}{ll}\cdots & \text { Execution } \\ -1 & \text { Non-execution }\end{array}\right]$

Non-execution indicates that the program execution type is a stand-by type. Execution indicates that the program execution type is a scan execution type (including during output OFF (during non-execution processing)), low speed execution type or fixed scan execution type.

## XPOINT

The PCHK instruction is in conduction when the program of the specified file name (target program) is in execution, and the instruction is in non-conduction when the program is in non-execution.
When the target program is set to non-execution (stand-by type) with the POFF instruction, the PCHK instruction is in conduction while the non-execution processing of the target program is being performed.
At the END processing of the scan where the non-execution processing is completed, the target program is put into non-execution (stand-by type), and the PCHK instruction is brought into non-conduction.
Therefore, note that if the PCHK instruction is executed for the program where the non-execution processing has been completed by the POFF instruction, the PCHK instruction may be brought into conduction.

The following chart shows the operation performed when program A executes the POFF instruction of program $B$ and program $C$ executes the PCHK instruction of program $B$ with the programs being executed in order of program $A$, program $B$ and program C .


### 7.18 Other instructions

### 7.18.1 Resetting watchdog timer (WDT(P))

```
Basic Aligh Process Redundant Universal
```

$\qquad$


## Function

(1) Resets watchdog timer during the execution of a sequence program.
(2) Used in cases where the scan time exceeds the value set for the watchdog timer due to prevailing conditions.
If the scan time exceeds the watchdog timer setting value on every scan, change the watchdog timer settings at the peripheral device parameter settings.
(3) Make sure that the setting for t1 from step 0 to the WDT instruction and the setting for t2 from the WDT instruction to the END (FEND) instruction do not exceed the setting value of the watchdog timer.

(4) The WDT instruction can be used two or more times during a single scan, but care should be taken in such cases, because of the time required until the output goes OFF during the generation of an error.
(5) Scan time values stored at the special register will not be cleared even if the WDT or WDTP instruction is executed.
Accordingly, there are times when the value for the scan time for the special register is greater than the value of the watchdog timer set at the parameters.

## Operation Error

(1) There are no operation errors associated with the WDT(P) instruction.

## $\square$ Program Example

(1) The following program has a watchdog timer setting of 200 ms , when due to the execution conditions program execution requires 300 ms from step 0 to the END (FEND) instruction.


### 7.18.2 Timing pulse generation (DUTY)



*1: Only SM420 to SM424, SM430 to SM434 can be used.

## Function

(1) Turns the user timing clock (SM420 to SM424, SM430 to M434), designated by © , ON for the duration equivalent to the number of scans specified by n1, and OFF for the duration equivalent to the number of scans specified by n 2 .

(2) Scan execution type programs use SM420 to SM424, and low speed execution type programs use SM430 to SM434.
(3) The following will take place if both n 1 and n 2 have been set for 0 :
(a) $\mathrm{n} 1=0, \mathrm{n} 2 \geqq 0 \quad \mathrm{SM} 420$ to SM 424 and SM 430 to SM 434 will stay OFF.
(b) $\mathrm{n} 1>0, \mathrm{n} 2=0 \quad \mathrm{SM} 420$ to SM 424 and SM 430 to SM 434 will stay ON.
(4) The data designated by $\mathrm{n} 1, \mathrm{n} 2$, and (D) is registered with the system when the DUTY instruction is executed, and the timing pulse is turned ON and OFF by END processing.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device designated by (D) is not from SM420 to SM424 or SM430 to SM434.
(Error code: 4101)
- The values of n 1 and n 2 are less than 0 .
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program turns SM420 ON for 1 scan, and OFF for 3 scans if XO is ON . [Ladder Mode] [List Mode]

[Operation]


### 7.18.3 Time check instruction (TIMCHK)



Basic model QCPU: The upper five digits of the serial No. are "04122" or larger.


|  | (51) : Device where the measured current value will be stored (BIN 16 bits) <br> (22) : Device where the set value of measurement is stored (BIN 16 bits) <br> (D) : Device to be turned ON at time-out (bits) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Setting } \\ & \text { Data } \end{aligned}$ | Intern | evices | R, ZR | J\%! |  | U成ig: | Zn | $\begin{gathered} \text { Constants } \\ \mathrm{K}, \mathrm{H} \end{gathered}$ | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - |  | ) |  |  | - |  |  | - |
| (2) | $\bigcirc$ |  | ) |  |  | $\bigcirc$ |  |  | - |
| ( $)$ | $\bigcirc$ |  | - |  |  | - |  |  | - |

## $\sqrt[3]{2}$ Function

(1) Measures the ON time of the device used as a condition, and turns ON the device specified by (22) if the condition device remains ON for longer than the time set to the device specified by (D).
(2) The current value of the device specified by (51) is cleared to 0 and the device specified by (D) is turned OFF at the leading edge of the execution command.

The current value of the device designated by (S1) and the ON status of the device designated by (D) are retained after the execution command turns OFF.
(3) Set the set value of measurement in units of 100 ms .

## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device that cannot be specified has been specified.
(Error code: 4100)


## $\triangle$ Program Example

(1) Program where the ON time of XO is set to 5 s , the current value storage device to D 0 , and the device that will turn ON at time-out to Y10.
[Ladder Mode]
[List Mode]



### 7.18.4 Direct 1-byte read from file register (ZRRDB(P))


n : Serial byte number for the file register to be read (BIN 32 bits)
(D) : Number of the device where the read data will be stored (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J.....il |  | U) | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

(1) Reads the serial byte number designated by $n$ that does not signify a block number, and stores at the lower 8 bits of the device designated by (D).
The upper 8 bits designated by (D) will become 00 H .

(2) The correspondence between file register numbers and serial byte numbers is as indicated below:

(a) If the value of n has been designated as 23560, the data at the lower 8 bits of ZR11780 will be read.

(b) If the value of $n$ has been designated as 43257, the data at the upper 8 bits of $Z R 21628$ will be read.


## O Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- A device number (serial byte number) that exceeds the range of allowable designations has been designated.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program reads the lower bits of ZR16000 and the upper bits of R16003, and stores results at D100 and D101 when X0 is ON.
[Ladder Mode]

[List Mode]

[Operation]


### 7.18.5 File register direct 1-byte write (ZRWRB(P))


n : Serial byte number for the file register to be written (BIN 32 bits)
(D): Number of the device where the data to be written is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J:n |  | U: | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ |  |  |  |  |  |  |  | - |
| (5) | $\bigcirc$ |  |  |  |  |  |  |  | - |

## Function

(1) Writes the lower bits of data stored in the device designated by (s) that does not signify a block number to the file register of the serial byte number designated by $n$.

The upper 8 bits of data in the device designated by are ignored.(s)

(2) The correspondence between file register numbers and serial byte numbers is as indicated below:

| ZR0 | Serial byte No. 1 | Serial byte No. 0 |
| :---: | :---: | :---: |
| ZR1 | Serial byte No. 3 | Serial byte No. 2 |
| ZR2 | Serial byte No. 5 | Serial byte No. 4 |
| - | - | - |
| ZR2500 | Serial byte No. 5001 | Serial byte No. 5000 |
| ZR2501 | Serial byte No. 5003 | Serial byte No. 5002 |
| ZR2502 | Serial byte No. 5005 | Serial byte No. 5004 |
| ZR2503 | Serial byte No. 5007 | Serial byte No. 5006 |
|  |  |  |
|  |  |  |
|  |  |  |

If $\mathrm{n}=12340$ is specified, the data will be written to the lower 8 bits of $Z R 11170$.

|  | Write destination designationb15---- b8b7---- b0 |  |  | b15---- b8 b7---- b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n 12340 | $\square$ ZR11170 | 43H | 21H | (S) | Ignored | 54н |



If $n=43257$ is specified, the data will be written to the upper 8 bits of ZR21628.


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- A device number (serial byte number) that exceeds the range of allowable designations has been designated.
(Error code: 4101)


## $\square$ Program Example

(1) The following program writes the data at the lower bits of D100 and D101 to the lower bits of R16000 and the upper bits of R16003 when X0 is turned ON.
[Ladder Mode]
$\left.\left\lvert\, \begin{array}{llll} & {[\text { ZRRWRBP }} & \text { K32000 } & \text { D100 }\end{array}\right.\right]$
[List Mode]

[Operation]


### 7.18.6 Indirect address read operations (ADRSET(P))


(S) : Number of the device whose indirect address is read out (Device name)
(D) : Number of the device where the indirect address of the device designated by (S) will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J..1]: |  | U"IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ |  |  | - |  |  |  |  |  |
| ( ${ }^{\text {b }}$ | $\bigcirc$ |  |  | - |  |  |  |  |  |

## Function

(1) Stores the indirect address of the device designated by (S) at (D) +1 and (D).

The address stored at the device designated by (D) is used when an indirect device address is performed by the sequence program.

(2) A bit device designation cannot be made at © .

## Operation Error

(1) There are no operation errors associated with the ADRSET $(P)$ instruction.

## Remark

See Section 3.4 for further information on indirect designations.

### 7.18.7 Numerical key input from keyboard (KEY)

KEY

(S) : Head number of the devices $(X)$ to which a numeral will be input (bits)
n : Number of digits of the numeral to be input (BIN 16 bits)
(D1) : Head number of the devices where the input numeral will be stored (BIN 16 bits)
(D2) : Number of the bit device to turn ON at the completion of input (bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:IG:\% | Zn | $\begin{gathered} \text { Constants } \\ \text { K, H } \end{gathered}$ |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (S) | $\bigcirc$ (Only X) | - |  | - |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | $\bigcirc$ |  |  | - |
| (1) | - | $\bigcirc$ |  | - |  |  |  | - |  | - |
| (2) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  | - |

## Function

(1) Fetches ASCII data from the 8 points of input ( X ) designated by © , converts it to hexadecimal values and stores the result in the area starting from the device designated by (11).


For example, in a case where the number of digits ( $n$ ) has been set at 5, and the values "31", "33", "35", "37" and "39" have been input through X10 to X18 of the input module, the following will take place:

(2) Numerical input to input (X) designated by ©s undergoes bit development at ©s through (S) +7 and is input as the ASCII code corresponding to the numbers.

ASCII code which can be input is from $30 \mathrm{H}(0)$ to $39 \mathrm{H}(9)$, and from $41 \mathrm{H}(\mathrm{A})$ to $46 \mathrm{H}(\mathrm{F})$.

(3) After ASCII code is input to © (s) to +7 , the strobe signal at © +8 goes ON to incorporate the designated numbers internally.
The strobe signal should be held at its ON or OFF status for more than one scan of the sequence program.
If this time is less than 1 scan, there will be cases when the data is correctly incorporated.

(4) Be sure to keep the execution command (condition contact for the KEY instruction) ON until the specified number of digits has been input.
The KEY instruction cannot be executed if the execution command turns OFF.
(5) The digits for the numbers actually fetched to (©1) will be stored at the device designated by (11), and these will be converted to the ASCII codes input at (101) +1 and (11) +2 , converted to hexadecimal BIN values, and stored.

(6) The number of digits that can be designated by n is from 1 to 8 .
(7) Fetching of the input data is completed when any of the inputs shown below has been made. At the completion, the bit device designated by (12) is turned ON.

- When the number of digits specified by $n$ has been input
- When the "ODH" code has been input

For example, the operations at the location designated if $\mathrm{n}=5$ will be as indicated below:

When the
designated number of digits are input


If input processing is to be performed a second time, it is necessary to clear the number of digits input and the input data stored at (01), and turn OFF the designated device at the user program.
If (ㅁ) is not cleared and (ㅁ) not turned OFF, the next input processing cannot be performed.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device designated by (D) is not an input $(X)$ device.
(Error code: 4100)
- The number of digits designated by n are outside the range of from 1 to 8 .
(Error code: 4100)


## $\triangle$ Program Example

(1) The following program fetches data of the 5 or fewer digits from the numerical key pad connected to X20 to X28, and stores it to the area starting from D0 when X0 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | ANI | MO |  |  |  |
| 2 |  | MO |  |  |  |
| 3 | ${ }_{\text {LMOVP }}^{\text {L }}$ | K0 MO | D0 | K3 |  |
| 8 | MOVP | K5 | D10 |  |  |
| 10 | KEY | $\times 20$ | D10 | D0 | M10 |
| 15 | LD | M10 |  |  |  |
| 16 | RST | MO |  |  |  |
| 17 | RST | M10 |  |  |  |
| 18 | END |  |  |  |  |

[Operation]


### 7.18.8 Batch save or recovery of index register (ZPUSH(P),ZPOP(P))

## Basic Hefichomance Process Redundant Universal


(D) : Head number of the devices to/from which contents of an index register are saved/recovered (BIN 16 bits)


## Function

## ZPUSH

(1) Saves the contents of the following index registers to after the device specified by (D). (When contents of an index register are saved, (D) +0 (the number of saves made) is increased by 1.)

- Basic model QCPU: Z0 to Z9
- High Performance model QCPU/Process CPU/Redundant CPU: Z0 to Z15
- Universal model QCPU: Z0 to Z19
(2) The ZPOP instruction is used for data recovery. Nesting is possible within the ZPUSH to ZPOP cycle.
(3) If nesting has been done, each time the ZPUSH instruction is executed, the field used following (D) will be added to, so a field large enough to accommodate the number of times the instruction will be used should be maintained from the beginning.
(4) The composition of the field used following (D) is as shown below:
- When Basic model QCPU is used

| (D) +0 | Number of saves |  |
| :---: | :---: | :---: |
| +1 | Z0 | 4 |
| +2 | Z1 |  |
|  | ! | 1st nesting <br> (15 words for the 1st nesting) |
| +10 | Z9 |  |
| +11 +15 | Reserved by the system (5 words) |  |
| +16 | Z0 | $\stackrel{4}{4}$ |
| +17 | Z1 |  |
|  |  | 2nd nesting |

- When using a High Performance model QCPU/Process CPU/Redundant CPU

- When Universal model QCPU is used



## ZPOP

(1) Recovers the contents saved in the area starting from the device designated by (D) to the index register. (When the saved content is read out to the index register, (D) +0 (the number of saves made) is decreased by 1.)

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The range for the number of points to be used at (D) and later by the ZPUSH(P) instruction exceeds the corresponding device range.
- The contents of © +0 (number of saves made) is 0 in the $\mathrm{ZPOP}(\mathrm{P})$ instruction.
(Error code: 4100)


## Program Example

(1) The following program saves the contents of the index register to the fields following D0 before calling the subroutine following P0 that uses the index register.

## [Ladder Mode]


[List Mode]

| Step | Instruction | Device |
| :---: | :--- | :--- |
| 0 | LD | X20 |
| 1 | CALL | P0 |
| 3 | FEND | P0 |
| 4 |  | SM400 |
| 5 | LD | SD |
| 6 | ZPUSH | SM400 |
| 8 | LD | D0 |
| 9 | ZPOP |  |
| 11 | RET |  |
| 12 | END |  |
|  |  |  |

### 7.18.9 Reading Module Information (UNIRD(P))


n 1 : Value obtained by dividing the head I/O number of the reading module information source by 16 ( 0 to FFn) (BIN 16 bits)
(D): Head number of the devices where the module information will be stored (device name)
n 2 : The number of points of read data ( 0 to 256) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J:. |  | U: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Reads the module information as much as designated by n 2 from the module designated by n 1 (value obtained by dividing the head I/O number by 16), and stores that information into the area starting from the device designated by (D).
(Reads the status of the actually installed modules instead of the module type designated by I/O assignment.)

The value of n 1 is designated by the higher 3 digits of the head I/O number of the slot from which the module information is read, when it is expressed in 4 digits in hexadecimal notation.


X000F X001F X002F X003F 004F Y006F Y007F Y008F


The details of the module information are described as follows: Bit
b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
\(\begin{aligned} \& Individual module <br>

\& information\end{aligned}\)|  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

| Bit | Item | Meaning |  |
| :---: | :---: | :---: | :---: |
| b0 | Number of I/O points | 000: 16 points $001: 32$ points <br> 010: 48 points $011: 64$ points <br> 100: 128 points $101: 256$ points <br> 110: 512 points $111: 1024$ points |  |
| b1 |  |  |  |
|  |  |  |  |
| b2 |  |  |  |
| b3 | Module type | 000: Input module <br> 001: Output module <br> 010: I/O mixed module <br> 011: Intelligent function module |  |
| b4 |  |  |  |
| b4 |  |  |  |
| b5 |  |  |  |
| b6 | External supply power status (For future expansion) | 1: External supply power is connected. | 0 : External supply power is not connected. |
| b7 | Presence/absence of fuse blown | 1: Some modules have fuse blown. | 0: Normal |
| b8 | Online module replacement status/ execution from the standby system | 1: Module information on the extension base unit is tried to be read during online module change or from the CPU module of standby system in the redundant system. ${ }^{*}$ <br> 0 : Other than above |  |
| b9 | Minor/medium error status | 1: Minor/medium error occurred | 0: Normal |
| b10 | Module error status | 00: No module error 10: Medium error | 01: Minor error <br> 11: Serious error |
| b11 |  |  |  |
| b12 | Module standby status | 1: Normal | 0: Module error occurred |
| b13 | Empty |  | to 0 |
| b14 | Q module |  | 0 : Q series module |
| b15 | Module installation status | 1: Modules are installed. | 0 : No modules are installed. |

*1: The Universal model QCPU used in the multiple CPU system is turned ON during the online module change of the module controlled by the other CPU.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.
[High Performance model QCPU, Process CPU, Redundant CPU and Universal model QCPU]

- When n 1 is other than 0 to FFH
(Error code: 4100)
- When n 2 is other than 0 to 256
- When a total of n 1 and n 2 is equal to or greater than 257
(Error code: 4100)


## [Q00/Q01CPU]

- When n 1 is other than 0 to 3 FH
(Error code: 4100)
- When n 2 is other than 0 to 64
(Error code: 4100)
- When a total of n 1 and n 2 is equal to or greater than 65
(Error code: 4100)
[Q00JCPU]
- When n 1 is other than 0 to FH
(Error code: 4100)
- When n2 is other than 0 to 16
- When n 1 and n 2 is equal to or greater than 17
(Error code: 4100)
(Error code: 4100)
(Error code: 4100)


## $\square$ Program Example

(1) The following program stores the module information at I/O numbers 10 H to 20 H into the devices starting from D0 when X10 is turned ON.

[Ladder Mode]


## [List Mode]



Readout result (When read to D0)
(a) 32-point intelligent function module for $Q$ series



- With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.
(b) 32-point module for A series


- With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.
(c) Empty slot


For an empty slot, all of these bits turn 0 .
(d) Performing online module replacement
(e) Module information on the extension base unit is tried to be read from the standby
system of the redundant system in separate mode.


- Execution from the standby system
(Module information on the extension base unit is tried to be read from the standby system of the redundant system in separate mode.)


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

### 7.18.10 Reading module model name(TYPERD(P))



Universal model QCPU: The serial number (first five digits) is "11043" or later.


| Setting data | Internal device |  | R, ZR | 小....... |  | U:..iga | Zn | Constant$\mathrm{K}, \mathrm{H}$ | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word ${ }^{*} 6$ |  | Bit | Word |  |  |  |  |
| n | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

Set Data

| Setting data |  | Description | Setting range | Set by | Data type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| n | Value obtained by dividing the start I/O number of a module whose model name is to be read by 16 |  | 0 to FFH, 3E0 to 3E3H | User | BIN 16 bits |
| (D) | (D) +0 | Execution result of the instruction | Within each device range | System | BIN 16 bits |
|  | (D) +1 to (D) +9 | Module model name |  |  | Character string |

## TJunction

(1) This instruction reads the module information stored in the area starting from the l/O number specified by " n ", and stores it in the area starting from the device specified by (D). The following 6 modules ( $Q$ series only) support the instruction.

- CPU module
- Input module
- Output module
- I/O combined module
- Intelligent function module
- GOT (bus connection)
(2) Specify the start I/O number of a module whose model name is to be read by " n " as follows:
- Specify the value obtained by dividing the start I/O number of the target module by 16.

- When the target module occupies two slots

The start I/O number to be specified may differ from that of the mounted module.
For the start I/O number, refer to the manual of each module.
Specify the value obtained by dividing the start I/O number of the target module by 16.

## Example) QJ71GP21S-SX

Specify a value to which 0010 H , start I/O number of the mounted module, is added.


- When the target module is a CPU module in multiple CPU systems

Specify the value obtained by dividing the start I/O number of the target CPU module by 16.


Or, the model name can be read by specifying the start I/O number of a module controlled by another CPU.
(3) (D) +0 and (D) +1 to © +9 store the execution result of the instruction and module model name, respectively.

A value stored in (D) is as follows:
(a) When the model name has been written to the target module (example: QJ71GP21-SX)


The following table shows the examples of model names stored in (D) +1 to (D) +9 .

| Target module | Stored model name |
| :---: | :---: |
| CPU module | Q06UDEHCPU |
| Intelligent function module | QJ71GP21-SX |
| GOT | GOT1000 |

(b) When the model name has not been written to the target module (example: QX40)


The following table shows the examples of character strings stored in (D)+1 to (D)+9..

| Target module | Stored character string |
| :---: | :---: |
| Input module | INPUT_16 |
| Output module | OUTPUT_32 |
| I/O combined module | MIXED_64 |
| Intelligent function module | INTELLIGENT_128 |

[Character string indicating module type]

- Input module: INPUT
- Output module: OUTPUT
- I/O combined module: MIXED
- Intelligent function module*1: INTELLIGENT
- 1: Includes the QI60 and GOT.
[Character string indicating the number of points]
- 16 points:_16
- 32 points:_32
- 48 points:_48
- 64 points:_64
- 128 points:_128
- 256 points:_256
- 512 points:_512
- 1024 points:_1024
(c) Others
- The specified slot is empty or the target module is during online module change.
- The specified value $(\mathrm{n})$ is not the start $\mathrm{I} / \mathrm{O}$ number.
- The specified value $(\mathrm{n})$ is within the allowable setting range, but cannot be set in the I/O assignment setting screen of the PLC parameter dialog box.



## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

- The target module cannot be communicated due to a failure.
(Error code: 2110)
- Devices by 10 words starting from the device specified by (D) exceed the device range.
(Error code: 4101)
- The specified value ( n ) is except 0 to FFH and 3E0 to 3 E 3 H .
(1) The following program stores the model name of a module having the start I/O number 0020 H in the area starting from the device specified by (D) when X0 is turned on.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  | Device |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD |  |  |  |
| 1 | TYPERD | XO |  |  |
| 4 | END | H2 | DO |  |

### 7.18.11 Trace Set/Reset (TRACE,TRACER)



## Function

The sampling trace function collects the specified device data of a CPU module consecutively at the specified timing.

With the sampling trace function, the traced results obtained through the specified number of trace operations will be stored in the trace file of the memory card when SM800, SM801, and SM802 are turned ON.


## TRACE

(1) The TRACE instruction turns ON SM803, executes sampling by the number of times set for "After trigger number of times" in the Trace condition settings, latches the data and stops sampling trace.
(2) The sampling is stopped if SM801 is turned OFF during the trace execution.
(3) After the TRACE instruction is executed and the trace is completed, SM805 is turned ON.
(4) Once the TRACE instruction is executed, the second and the subsequent TRACE instructions are ignored.
When the TRACER instruction is executed, the TRACE instruction is enabled again.

## TRACER

(1) The TRACER instruction resets the TRACE instruction. When the TRACER instruction is executed, the TRACE instruction is enabled again.
(2) When the TRACER instruction is executed, SM803 to SM805 are turned OFF.

Remark

1. For details of the trace, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
2. For trace execution with GX Developer, refer to the GX Developer Operating Manual.

## 0 Operation Error

(1) There are no operation errors associated with the TRACE or TRACER instruction.

## $\triangle$ Program Example

(1) The following program executes the TRACE instruction when X0 is turned ON, and resets the TRACE instruction with the TRACER instruction when X 1 is turned ON.
[Ladder Mode]

[List Mode]


### 7.18.12 Writing Data to Designated File (SP.FWRITE)



| Setting Data | Internal Devices |  | R, ZR |  |  | U | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (50) | $\bigcirc$ | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - | - |
| (0) | - | $\bigcirc$ |  |  |  | - |  | - | - | - |
| (51) | - | $\bigcirc$ |  |  |  | - |  | - | - | - |
| (52) | - | $\bigcirc$ |  |  |  | - |  | - | $\bigcirc$ | - |
| (1) | $\triangle^{* 1}$ | $\triangle^{* 1}$ |  |  |  | - |  | - | - | - |


| Setting Data | Meaning |  |  | Setting Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U0 | Dummy |  |  | - | - |  |
| (5) | Drive designation |  |  | 2 | User |  |
| (D) | Head number of the devices storing the control data. The following control data is required. |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (10) | Execution/ completion type | Designate the execution type. <br> 0000H:Write binary data <br> 0100H: Write data after CSV format conversion | $\begin{aligned} & 0000 \mathrm{H} \\ & 0100 \mathrm{H} \end{aligned}$ | User |  |
|  | (0) +1 | (Not used) | Used by system | - | System |  |
|  | (D0) +2 | Writing result (No. of written data) | Contains the number of actually written data against the data designated by (s2). The unit of the value depends on data type specified at (D) +7 . | - | System |  |
|  | (0) +3 | (Not used) | - | - | - |  |
|  | $\begin{aligned} & \text { (D0) }+4 \\ & \text { (D) }+5 \end{aligned}$ | File position | Set the file position when binary data writing is specified by (D0). <br> $00000000 \mathrm{H} \quad$ :Starting at the beginning of the file 00000001н to FFFFFFFFEн: <br> From the specified position The unit of the value depends on data type specification. <br> FFFFFFFFH : Addition starts from the end of the file. <br> When CSV format write is specified at (D) <br> - For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning $(0 \mathrm{H})$ of the file. <br> - For the High Performance model QCPU/ Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position. <br> 00000000н to FFFFFFFFEн <br> Starting at the beginning of the file <br> FFFFFFFFH : Addition starts at the end of the file. | $\begin{gathered} 00000000 \mathrm{H} \text { to } \\ \text { FFFFFFFFFH } \end{gathered}$ | User | BIN 16 bits |


| Setting <br> Data |  |  | Meaning | Setting Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0) | (0) +6 | No. of columns designation | When binary write is specified at (0), always set 0 . <br> When CSV format write is specified at (0), set the number of columns where data will be written. <br> $0 \quad$ : No columns. Regarded as one row. <br> Other than 0 : Set to the specified number of columns. | $\begin{gathered} \text { OH to } \\ \text { FFFFH } \\ (0 \text { to } 65535) \end{gathered}$ | User | BIN 16 bits |
|  | (0) +7 | Data type specification | $\begin{aligned} & \hline \text { 0: Word } \\ & \text { 1: Byte } \end{aligned}$ | 0,1 | User |  |
| (51) | Head number of the devices storing a file name. A file name is expressed as follows: |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | $\begin{aligned} & \text { (51) to } \\ & \text { (51) }+\square \end{aligned}$ | File name character string | Designate the character string of a file name. <br> - When omitting an extension, also omit the "." (Period). <br> - Limit the file name within 8 characters + period +3 characters. <br> - When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is automatically assigned as an extension. | Character <br> string | User |  |
| (2) | Head number of the devices storing the data. Written data is expressed as follows: |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (22) | No. of request write data | Designate the number of data to request writing (word units). <br> This data should be designated in units of words even when byte is designated by (D) +7 . | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32767^{* 2} \end{gathered}$ | User |  |
|  | $\begin{aligned} & \text { (52) }+1 \text { to } \\ & \text { (32) }+\square \end{aligned}$ | Write data | Data to request writing. | 0000 to <br> FFFFH |  |  |
| (1) | Bit device that turned ON at the completion of the processing. <br> ((D1) +1 is also turned ON at error completion.) |  |  |  |  | Bit |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (11) | Completion signal | Indicates the completion of the processing. ON: Completed OFF: Not completed | - | System |  |
|  | (10) +1 | Error completion signal | Indicates whether the processing is normally completed or abnormally completed. <br> ON: Error completion OFF: Normal completion | - |  |  |

*2: Indicates the range applicable only for the Universal model QCPU.
(1) At (30) (drive designation), only the ATA card drive (2) can be set.

Note that when the Flash card is loaded, the SP.FWRITE instruction cannot be used to perform writing.
The SRAM card, standard RAM or standard ROM drive cannot be set.
(2) For CSV setting, the data written are decimal values.

Example Character "A" $(41 \mathrm{H}) \rightarrow$ " 65 " is written.
Handling range: -32768 to 32767
(3) For binary write, the word-specified file position setting range is 00000000 H to 7 FFFFFFFFH and FFFFFFFFFH.

## Function

(1) The designated number of data is written to the designated file.

Set the execution/completion type in the control data to designate whether to write binary data without any conversion or to convert binary data into CSV format data before writing it. (The writing target is the ATA card only.)
(2) The execution completion bit device (©1) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan.
Use this bit device as the execution completion flag for the SP.FWRITE instruction.
When this instruction is completed abnormally, the error completion device (01) +1 ) is turned
ON/OFF in synchronization with the processing complete (©1)) device. Use this device as the error completion flag for this instruction.
SM721 is turned ON during the execution of the instruction.
This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.)
When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device (©1)), the error completion device (01) +1 ), and SM721 are not turned ON.
(3) Be sure to use in units of words to designate the No. of request write data (®2) and the file position ((0) +4 and (0) +5 ).
The following shows the method for writing binary data when No. of request write data and file position are specified.

(4) When writing binary data
(a) If the extension of the target file is omitted, ".BIN" is used as an extension.
(b) When the designated file does not exist, a new file is created and the data is added/ saved from the beginning of the file.
The attributes of this new file are set using the archive attributes.
(c) When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added/saved.
(d) If the file position specified is greater than the existing file size:

- The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
- The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are "01112" or higher performs writing at point 0 and is completed normally.
(e) An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
(5) When writing data after CSV format conversion
(a) If the extension is omitted, ".CSV" is used as an extension.
(b) When the existing file is specified:
[High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower]
File contents are all deleted and data are saved, starting at the beginning. [High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are "01112" or higher]
- When other than FFFFFFFFH is set at (© +4 , (0) +5 ), file contents are all deleted and data are saved, starting at the beginning.
- When FFFFFFFFF is set at (© +4 , (0) +5 ), data are saved, starting at the end of the file.
(c) When the designated file does not exist, a new file is created and the data is added/ saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
(d) An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
(e) When the designated number of columns is " 0 ", the data is stored as single-row data in CSV format file.


## Example

When data is written after CSV format conversion and the designated No. of columns is "0":

| SP.FWRITE | U0 | K2 | D10 | D20 | D99 | M0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


(f) When data is written after CSV format conversion and the designated number of columns is other than " 0 ", the data is stored as table data with designated number of columns in a CSV format file.

## Example

When data is written after CSV format conversion and the designated No. of columns is other than " 0 ":


(g) When data is added by the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are 01112 or higher:
[Specify the file to which data will be written.] (If a file exists, delete it and create a new file again.)

| Execution type | $=$ CSV format | File position | $=0 \mathrm{H}$ (New file is created) |
| :--- | :--- | :--- | :--- |
| Column designation | $=4 \mathrm{H}^{*} 3^{*} 5$ | Write head device $=\mathrm{DO}$ |  |
| Data type specification | $=$ Word | Number of data | $=6 \mathrm{H}^{* 3}$ |


[In the addition mode, make addition from the end of the file.]

| Execution type | $=$ CSV format | File position | $=$ FFFFFFFH (Continuation mode) |
| :--- | :--- | :--- | :--- |
| Column designation | $=3 H^{3+5}$ | Write head device $=\mathrm{D7} 7$ |  |
| Data type specification | $=$ Word | Number of data $=8 \mathrm{H}^{* 3}$ |  |
|  |  |  | Device data |
|  |  | (Data to be written) |  |


(h) Do not execute the SP.FWRITE instruction in an interrupt program. (If execute it, the operation is not guaranteed.)

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- Drive specified by drive designation device (50) contains the medium other than the ATA card.
(Error code: 4100)
- Values specified in control data (0) and the subsequent devices are out of the setting range.
(Error code: 4100)
- Value designated by "No. of request write data" (②) is out of the setting range, or exceeds the device range designated by (®2 +1 ) or the subsequent devices.
(Error code: 4101)
- Empty space in the ATA card is insufficient.
(Error code: 4100)
- No free space is found when an attempt is made to create a new file.
(Error code: 4100)
- Invalid device is designated.
(Error code: 4004)
- Access error occurred in the ATA card.
(Error code: 4100)
- An unusable value is set for a file name ((51)).
(Error code: 4100)
(Error code: 4100)
- The attribute of a file name ((51) ) is "read only".

The device specified by (D0) or (D1) exceeds the range of the corresponding device.
(For the Universal model QCPU only.)
(Error code: 4101)

## $\square$ Program Example

(1) When X 10 is turned ON , the following program adds four bytes of binary data $(00 \mathrm{H}, 01 \mathrm{H}$, 02 H , and 03 H ) to file "ABCD.BIN" in the memory card inserted to drive 2.

- Assume that 8 points from (0) are reserved for the control data devices.


## [Ladder Mode]



## [List Mode]

| Step | Instruction | Device |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 10$ |  |  |  |  |  |
| 1 | MOVP | HO DO |  |  |  |  |  |
| 3 | DMOVP | HOFFFFFFFFF | D4 |  |  |  |  |
| 6 | SMOVP | "ABCD" D10 |  |  |  |  |  |
| 11 | MOVP | K2 D20 |  |  |  |  |  |
| 13 | MOVP | H100 D21 |  |  |  |  |  |
| 15 17 | MOVP <br> SP. FWRITE | $\begin{array}{ll}\mathrm{H} 302 & \text { D22 } \\ & \end{array}$ | K2 | D0 | D10 | D20 | MO |
| 29 | LD | MO | K2 | Do | D10 | D20 | No |
| 30 | MPS |  |  |  |  |  |  |
| 31 | ANI | M1 |  |  |  |  |  |
| 32 | SET | Y10 |  |  |  |  |  |
| 33 | RST | Y11 |  |  |  |  |  |
| 34 | MPP |  |  |  |  |  |  |
| 35 36 | AND | $\begin{aligned} & \text { M1 } \\ & \mathrm{Y} 11 \end{aligned}$ |  |  |  |  |  |
| 37 | RST | Y10 |  |  |  |  |  |
| 38 | END |  |  |  |  |  |  |

(2) When X 10 is turned ON , the following program creates a file named "ABCD.CSV" in the memory card inserted to drive 1, and writes four bytes of data $(00 \mathrm{H}, 01 \mathrm{H}, 02 \mathrm{H}$, and 03 H$)$ as two-column table data in CSV format.

- The written file is displayed as follows:
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 10$ |  |  |  |  |  |  |
| 1 | MOVP | H100 | D0 |  |  |  |  |  |
| 3 | MOVP | K2 ${ }^{\prime \prime}$ | D6 |  |  |  |  |  |
| 5 | SMOVP | "ABCD" | D10 |  |  |  |  |  |
| 10 | MOVP | K2 | D20 |  |  |  |  |  |
| 12 | MOVP | H100 | D21 |  |  |  |  |  |
| 14 | MOVP | H302 | D22 |  |  |  |  |  |
| 16 | SP. FWR ITE |  | U0 | K2 | D0 | D10 | D20 | MO |
| 28 | LD | MO |  |  |  |  |  |  |
| 29 | MPS |  |  |  |  |  |  |  |
| 30 | ANI | M1 |  |  |  |  |  |  |
| 31 | SET | Y10 |  |  |  |  |  |  |
| 32 | RST | Y11 |  |  |  |  |  |  |
| 33 | MPP |  |  |  |  |  |  |  |
| 34 <br> 35 | AND SET | $\begin{aligned} & \text { M1 } \\ & \mathrm{Y} 11 \end{aligned}$ |  |  |  |  |  |  |
| 36 | RST | Y10 |  |  |  |  |  |  |
| 37 | END |  |  |  |  |  |  |  |

- Assume that 8 points from (0) are reserved for the control data devices.

| 0 | , | 1 | , | CR | LF |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | , | 3 | , | CR | LF | Contents of the file to be written

Data to be read to the EXCEL file


### 7.18.13 Reading Data from Designated File (SP.FREAD)

SP.FREAD

| Setting Data | Internal Devices |  |  | R, RZ | J...al |  | U:...ic:... | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  |  | Bit | Word |  |  | K, H | \$ |  |
| (50) | $\bigcirc$ | $\bigcirc$ |  |  |  |  | - |  | $\bigcirc$ | - | - |
| (0) | - | $\bigcirc$ |  |  |  |  | - |  | - | - | - |
| (51) | - | $\bigcirc$ |  |  |  |  | - |  | - | - | - |
| (11) | - | $\bigcirc$ |  |  |  |  | - |  | - | $\bigcirc$ | - |
| (12) | $\triangle * 1$ | $\triangle^{* 1}$ |  |  |  |  | - |  | - | - | - |


| Setting Data | Meaning |  |  | Setting Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U0 | Dummy |  |  | - | - | BIN 16 bits |
| (5) | Drive designation |  |  | 2 | User |  |
| (0) | Head number of the devices storing the control data The following control data is required. |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (0) | Execution/ completion type | Designate the execution type. <br> 0000н: Read binary data <br> 0100н: Read data after CSV format conversion | $\begin{aligned} & 0000 \mathrm{H} \\ & 0100 \mathrm{H} \end{aligned}$ | User |  |
|  | (0) +1 | (Not used) | Used by system | - | System |  |
|  | (10) +2 | No. of request read data | Designate the number of data to request reading. <br> (Unit: Word) <br> Even when byte is specified at (0) +7 by data type specification, specify the value in units of words (16 bits), not in units of bit devices. | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32767^{* 2} \end{gathered}$ | User |  |
|  | (0) +3 | (Not used) | - | - | - |  |

*2: Indicates the range applicable only for the Universal model QCPU.

| Setting Data |  |  | Meaning | Setting Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0) | $\begin{aligned} & \text { (0) }+4 \\ & \text { (0) }+5 \end{aligned}$ | File position | Designate the file position to start reading when binary data reading is designated by (0). 00000000н: Starting at the beginning of the file 00000001н to FFFFFFFEH <br> :From the designated position <br> The unit for the value is determined by word/byte unit designation. <br> FFFFFFFFH: Setting disabled <br> When CSV format read is specified at (D) <br> - For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning $(\mathrm{OH})$ of the file. <br> - For the High Performance model QCPU/ Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position (Row). <br> 00000000н: Read starts at the beginning of the file. <br> 00000001н to FFFFFFFEн <br> :Read starts at the specified row. FFFFFFFFH: Read continues, starting at the previous read position. | $00000000 \mathrm{H} \text { to }$ FFFFFFFFH | User |  |
|  | (0) +6 | No. of columns designation | When binary read is specified at (0), always set 0 . <br> When CSV format read is specified at (0), set the number of columns from where data will be read. <br> 0: No columns. Regarded as one row. Other than 0 : Regarded as the specified number of columns. | OH to FFFFFH (0 to 65535) | User | BIN 16 bits |
|  | (0) +7 | Data type specification | $\begin{aligned} & \text { 0: Word } \\ & \text { 1: Byte } \end{aligned}$ | 0,1 | User |  |
|  | Head number of the devices storing a file name. A file name is expressed as follows: |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
| (51) | $\begin{aligned} & \text { (51) to } \\ & \text { (S1) }+\square \end{aligned}$ | File name character string | Designate the character string of a file name. <br> - When omitting an extension, also omit the "." (Period). <br> - Limit the file name within 8 characters + period +3 characters. <br> - When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is automatically assigned as an extension. | Character string | User |  |
| (1) | Head number of the devices for storing the read data. |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (10) | Reading result (No. of read data) | Contains the number of actually read data against the data designated by (0) +2 . The unit on the value depends on data type specification. | - | System |  |
|  | $\begin{aligned} & \text { (11) }+1 \text { to } \\ & \text { (11) }+\square \end{aligned}$ | Reading data | Read data | - | System |  |


| Setting <br> Data |  |  | Meaning | Setting Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (12) | Bit device that turned ON at the completion of the processing. (D2) +1 is also turned ON at error completion.) |  |  |  |  | Bit |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (12) | Completion signal | Indicates the completion of the processing. <br> ON: Completed <br> OFF: Not completed | - | System |  |
|  | (12) +1 | Error completion signal | Indicates whether the processing is normally completed or abnormally completed. <br> ON: Error completion <br> OFF: Normal completion | - |  |  |

## Caution

(1) At (50) (drive designation), only the ATA card drive (2) can be set.

Note that when the Flash card is loaded, the SP.FREAD instruction cannot be used to perform read.
The SRAM card, standard RAM or standard ROM drive cannot be set.
(2) For CSV setting, the data written are decimal values.

## Example

Character "A" $(41 \mathrm{H}) \rightarrow$ " 65 " is written.
Handling range: -32768 to 32767
(3) For binary read, the word-specified file position setting range is 00000000 H to 7 FFFFFFFFH .

## Function

(1) Data is read from the designated file.

Set the execution/completion type in the control data to designate whether to read binary data without any conversion or to convert binary data into CSV format data before reading it. (The reading target is the ATA card only.)
(2) The execution completion bit device (마) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan.
Use this bit device as the execution completion flag for the SP.FWRITE instruction. When this instruction is completed abnormally, the error completion device (1(2) +1 ) is turned ON/OFF in synchronization with the execution completion (©2) device. Use this device as the error completion flag for this instruction.
SM721 is turned ON during the execution of the instruction.
This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.)
When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device (©1)), the error completion device (©1)+1), and SM721 are not turned ON.
(3) Be sure to use word units to designate the number of request read data (©0)+2), file position (D) +4 and (0) +5 ), and read data device size ((1)).

The following shows how the individual device data is read in binary data reading operation.

(4) When reading binary data
(a) If the extension of the target file is omitted, ".BIN" is used as an extension.
(b) When the designated file does not exist, an error occurs.
(c) If the position specified is greater than the existing file size:

- The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
- The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are ' 01112 ' or higher will perform reading at point 0 and will be completed normally.
(5) When reading data after CSV format conversion
(a) The elements in CSV format file (cells for EXCEL) are read by each row. The numerical value and character strings are converted into binary data and stored in the device.
(b) If the extension is omitted, ".CSV" is used as an extension.
(c) When the designated file does not exist, an error occurs.
(d) The elements designated by the number of request read data (@) +2 ) are read from the beginning of the file.
When the last data of the file is reached before the specified number of data are read:
- The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
- The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU whose the first 5 digits of the serial number are '01112' or higher reads the data up to the point where the reading is possible.
(e) When the designated number of columns is 0 , the data is read by ignoring the rows in CSV format file.

Example When data is read after CSV format conversion and the designated No. of columns is 0 :

Data created by EXCEL

|  | A | B | C |
| :---: | :--- | :--- | :--- |

Data saved in the CSV format


Data to be read into devices


Control data


If the number of columns varies in each row, the data is also read by ignoring the rows.

## XPOINT

Such file cannot be created using EXCEL. This happens when CSV file is modified by a user.

Example If the number of columns varies in each row when the data is read:

| Main / sub item | , | , | Measured value | , | Excess | CR | LF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Length | CR | LF |  |  |  |  |  |
| Temperature | , | -21 | , | CR | LF |  |  |

Data to be read into devices


(f) When data is read after CSV format conversion and the designated number of columns is other than 0 , the data is read as the table with designated number of columns in CSV format file. The elements outside of the designated columns are ignored.

Example When data is read after CSV format conversion and the designated No. of columns is other than " 0 ":

Data created by EXCEL


Data saved in the CSV format


Data to be read into devices


Control data


If the number of columns varies in each row, the elements outside of the designated columns are ignored and " 0 " is added to the places where elements do not exist.

## Example

If the number of columns varies in each row when the data is read:


Control data

(g) With the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU whose first 5 digits of the serial number are " 01112 " or later, it is possible to divide read operation into multiple times.
[Specify the row desired to start read.]

[In the continuation mode, read continues from the end of the previous read position.]
Execution type = CSV format Starting row number = FFFFFFFH (Continuation mode)
Column designation $=4 \mathrm{H} \quad$ Read head device = D7
Data type specification = Word
Number of data
$=5 \mathrm{H}$
Device data
(Data to be read out)


- When read is performed in the continuation mode, the previous addition cannot be made normally if the "execution type", "column designation" and "Data type specification" settings differ from those at the previous time.
- The previous addition cannot be made normally if the SP.FREAD instruction or SP.FWRITE instruction with another setting is executed while data is being read continuously in the continuation mode.
(h) When data is read after CSV format conversion, the numerical values that are out of range or the elements other than numerical values in the object CSV format file are converted into OH .
(i) When data is read after CSV format conversion, numerical values are read and converted as follows:

| $\begin{array}{c}\text { Numerical Values in } \\ \text { CSV Format }\end{array}$ | -32768 to -1 | 0 to 32767 | 32768 to 65535 |
| :---: | :---: | :---: | :---: |
| $\begin{array}{c}\text { Word } \\ \text { device }\end{array}$ | $\begin{array}{c}\text { Without } \\ \text { a sign }\end{array}$ | 32768 to 65535 | 0 to 32767 |$\} 32768$ to 65535

(j) Do not execute this instruction in an interrupt program. (Otherwise, a malfunction may result.)

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- Drive specified by drive designation device ( 50 ) contains the medium other than the ATA card.
(Error code: 4100)
- Values designated in control data (®) and the subsequent devices are out of the setting range. (Excluding (D)+2)
(Error code: 4100)
- Value designated by number of data blocks to be read (0)+2) is out of the setting range.
(Error code: 4101)
- Invalid device is designated.
(Error code: 4004)
- File name designated by file name character string (①) or the subsequent devices does not exist in the designated drive.
(Error code: 2410)
- Size of read data exceeds the size of reading device.
(Error code: 4101)
- When binary data is read, the number of data in the file is less than the size designated by the number of request read data (0) +2 ).
(High Performance model QCPU of which the first 5 digits of the serial number are '01111' or lower)
(Error code: 4100)
- Access error occurred in the ATA card.
(Error code: 4100)
- The device specified by (0) or (12) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program reads 4 bytes of binary data from the beginning of file "ABCD.BIN" in the memory card inserted to drive 2 when X10 is turned ON.

- Assume that 8 points from (D0) are reserved for the control data devices.
- Assume that 100 bytes from D20 are reserved for the reading devices.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |  | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 10$ |  |  |  |  |  |
| 1 | MOVP | H0 | D0 |  |  |  |  |
| 3 | MOVP | K2 | D2 |  |  |  |  |
| 5 | DMOVP | HO | D4 |  |  |  |  |
| 8 | \$MOVP | "ABCD" | D10 |  |  |  |  |
| 13 25 | SP. FREAD | U0 | K2 | D0 | D10 | D20 | MO |
| 25 | LD | MO |  |  |  |  |  |
| 26 27 | MPS | M1 |  |  |  |  |  |
| 28 | SET | Y10 |  |  |  |  |  |
| 29 | RST | Y11 |  |  |  |  |  |
| 30 | MPP |  |  |  |  |  |  |
| 31 | AND | M1 |  |  |  |  |  |
| 32 | SET | Y11 |  |  |  |  |  |
| 33 34 | RST END | Y10 |  |  |  |  |  |

(2) The following program reads file "ABCD.CSV" in the PC card inserted to slot 0 as two-column table data in CSV format when X10 is turned ON.

- Assume that 8 points from (DO) are reserved for the control data devices.
- Assume that 100 bytes from D20 are reserved for the reading devices.
- Assume that the target CSV format file contains numerical values only.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |  | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 10$ |  |  |  |  |  |
| 1 | MOVP | ${ }^{1} 100$ | D0 |  |  |  |  |
| 3 | MOVP | K5 | D2 |  |  |  |  |
| 5 | MOVP |  | D6 |  |  |  |  |
|  | SMOVP | "ABCD" | D10 |  |  |  |  |
| 12 | SP. FREAD | U0 | K2 | D0 | D10 | D20 | MO |
| 24 | LD | MO |  |  |  |  |  |
| 25 | MPS |  |  |  |  |  |  |
| 26 | ANI | M1 |  |  |  |  |  |
| 27 | SET | Y10 |  |  |  |  |  |
| 28 | RST | Y11 |  |  |  |  |  |
| 29 | MPP |  |  |  |  |  |  |
| 30 | AND | M11 |  |  |  |  |  |
| 31 | SET | Y11 |  |  |  |  |  |
| 32 | RST | Y10 |  |  |  |  |  |
| 33 | END |  |  |  |  |  |  |

### 7.18.14 Writing Data to Standard ROM (SP.DEVST)



SP.DEVST $」$

n 1 : Write offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
(S): Head device number written to the standard ROM (device name)
n 2 : The number of write points (BIN 16-bit)
(D): (D) $+0:$ FCompletion device (bit)
(D) +1 : FError completion device (bit)

| Setting <br> Data | Internal Devices |  | R, ZR |  |  | U:...'IG:...': | Zn | Constants$\mathrm{K}, \mathrm{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | $\bigcirc$ | - |
| (S) | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | - | - |
| n2 | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | $\bigcirc$ | - |
| (D) | $\triangle^{* 1}$ | - | $\triangle^{* 1}$ |  |  | - |  | - | - |

## Function

(1) Writes device data for the number of points specified at n 2 of the device (s) to the write offset, which is specified for n 1 , of the device data storage file in the standard ROM.
n 1 is the offset from the head of device data storage file and specified by word offset (in units of 16 -bit words).

(2) Since the device data write position completion device (© +0 ) in the standard ROM automatically turns ON at execution of the END instruction, which detects the completion of this instruction, and turns OFF with the END instruction of next scan, it is used as an execution completion flag of this instruction.
(3) When this instruction is completed in error, the error completion device (①) +1) turns ON/ OFF at the same timing with the completion device (D)+0). This device is used as an error completion flag of this instruction.
(4) SM721 turns ON during execution of this instruction.

When SM721 has already turned ON, this instruction can not be executed. (If executed, no processing is performed.)
(5) When an error is detected at execution of this instruction, the completion device (© +0 ), error completion device $(\mathbb{D}+1)$ and SM721 do not turn ON.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The write offset specified at n 1 is out of the device data storage file range.
(Error code: 4100)
- The number of n 2 points from the write offset specified at n 1 is out of the device data storage file range.
(Error code: 4100)
- The range for the number of n 2 points from the device (s) exceeds the corresponding device.
(Error code: 4141)
- The device data storage file is not set at "PLC file" of PLC parameter on GX Developer.
(Error code: 2410)
- The device specified by (D) exceeds the range of the corresponding device.
(Error code: 4101)


## $\triangle$ Program Example

(1) The program which writes the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.
[Ladder Mode]

[List Mode]

(1) The value written to the standard ROM is the value at execution of this instruction.
(2) The standard ROM write count index (SD687 and SD688) is increased by the execution of the SP.DEVST instruction. If the standard ROM write count index exceeds hundred thousand times, FLASH ROM ERROR (error code: 1610) occurs.
(3) To prevent the number of ROM writes from increasing due to executing instruction carelessly, set the specification of writing to standard ROM instruction count (SD695) to restrict the number of writes a day.

Exceeding the number of writes (the default values are 36 times.) set causes OPERATION ERROR (error code: 4113).

### 7.18.15 Read Data from Standard ROM (S(P).DEVLD)


n1 : Read offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
(D) : Head device number read from the standard ROM (device name)
n2 : The number of reading points (BIN 16-bit)

| Setting Data | Internal Devices |  | R, ZR | 小兄: |  | U | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n2 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Reads device data for the number of points specified at $n 2$ from the read offset, which is specified for n1, of the device data storage file in the standard ROM, and stores the data to the device specified for (D).
n 1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The address specified at n 1 is out of the standard ROM range.
(Error code: 4100)
- The number of $n 2$ points from the address specified at $n 1$ is out of the standard ROM range.
(Error code: 4100)
- The range for the number of n 2 points from the device (D) exceeds the corresponding device.
(Error code: 4101)
- The device data storage file is not set at "PLC file" of PLC parameter on GX Developer.
(Error code: 2410)


## $\square$ Program Example

(1) The program which reads the ten points of data from D100 to the device data storage file in the standard ROM when MO turns ON.
[Ladder Mode]
[END K3 D100 K10
[List Mode]


### 7.18.16 Load Program from Memory Card (PLOADP)




(s) : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) *1
(D) : Device that turns ON for 1 scan by the instruction completion (bits)

| Setting Data | Internal Devices |  | R, ZR | J睘: |  |  | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | $\triangle^{* 2}$ | - |  |  |  | - |  | - | - |

*1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN
*2: Local devices cannot be used.

## Function

(1) The program stored in the memory card or standard ROM is transferred to the program memory (drive 0).
If the transferred program is not registered to the program setting of the PLC parameter dialog box, its program setting in the CPU module is set to the standby type.
At this time, the program setting of the PLC parameter dialog box does not change.
(To transfer a program with the PLOADP instruction, a continuous free space is required in the program memory.)
(2) The program added using the PLOADP instruction is assigned the lowest number among the unused program Nos.
(To assign a program number manually, store the program number to be assigned in SD720.)
The following example assumes that "MAIN6" is added by the PLOADP instruction.
(a) When the program Nos. have been set consecutively, the new program is added at the end of the preset program Nos.
When programs No. 1 to 5 have been set, the new program is added as program No. 6.

| Program No. | Program name |  | Program No. | Program name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 | MAIN2 | Adds "MAIN6" by the | 2 | MAIN2 |
| 3 | MAIN3 | PLOADP instruction. | 3 | MAIN3 |
| 4 | MAIN4 | $\checkmark$ | 4 | MAIN4 |
| 5 | MAIN5 |  | 5 | MAIN5 |
|  |  |  | 6 | MAIN6 |

$\leftarrow$ Added at the end.
(b) When there are multiple open program Nos., the program designated by the PLOADP instruction is added to the lowest number among them to be added.
(The open program Nos. are made when programs are deleted by the PUNLOADP instruction.)
When programs No. 2 and 4 are open, the new program is added as program No. 2.

| Program No. | Program name |  | Program No. | Program name | $\leftarrow$ Added to the smallest program number which is empty. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |  |
| 2 | Empty | Adds "MAIN6" by the PLOADP instruction. | 2 | MAIN6 |  |
| 3 | MAIN3 |  | 3 | MAIN3 |  |
| 4 | Empty |  | 4 | Empty |  |
| 5 | MAIN5 |  | 5 | MAIN5 |  |

(3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)

- Drive 1: Memory card (RAM)
- Drive 2: Memory card (ROM)
- Drive 4: Standard ROM
(4) An extension (.QPG) need not be specified for the file name.
(5) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
(6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.
When using the above instructions, provide interlocks manually to avoid simultaneous execution.
(7) Do not execute this instruction in an interrupt program. (Otherwise, a malfunction may result.)
(8) To execute the program that was transferred to the program memory with the PLOADP instruction, execute the scan execution type with the PSCAN instruction (See Section 7.17.3).
(9) The PLC file settings of the loaded program are set as follows:
(a) File usage for each program

All the usage of file register, device initial value, comment, and local device of the program transferred by this instruction are set as "Use PLC file setting".
However, an error will be returned if both of the conditions below are met when the program is transferred using this instruction.

- Setting is made so that local devices are used in the PLC file setting.
- The number of programs in the program memory exceeds the number of programs set at the parameters.
To use local devices in the program transferred by this instruction, register a dummy program file in the parameter, delete the dummy file with the PUNLOADP instruction, and then load the program with the PLOADP instruction.
(b) I/O refresh setting

Nothing is set for both input and output for the I/O refresh setting of the program transferred by this instruction.
(10) The "PLOADP instruction" and "Write during RUN" processing cannot be executed simultaneously.
(a) When a write during RUN request is given during processing of the PLOADP instruction, write during RUN is delayed.
Write during RUN is started after the processing of the PLOADP instruction is completed.
(b) When the PLOADP instruction is executed during write during RUN, the processing of the PLOADP instruction is delayed.
The processing of the PLOADP instruction is started after completion of write during RUN.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- File name does not exist at the drive number designated by (S).
(Error code: 2410)
- The drive No. designated by (S) is invalid.
(Error code: 4100)
- There is not enough memory to load the specified program in drive 0.
(Error code: 2413)
- The number of files registered in the program memory is as much number as the one indicated in the table below.
(Error code: 4101)
- The program No. stored in SD720 is already used, or larger than the largest program number shown in the table below.
(Error code: 4101)
- The program file which has the same name as the program file to be loaded already exists.
(Error code: 2410)
- The file size of the local devices cannot be reserved.
(Error code: 2401)

| CPU Model Name | Program Memory (No. of Files) | Largest Program No. |
| :---: | :---: | :---: |
| Q02 $(H)$ CPU | 28 | 28 |
| Q06HCPU | 60 | 60 |
| Q12HCPU | 124 | 124 |
| Q25HCPU | 124 | 124 |
| Q12PHCPU | 124 | 124 |
| Q25PHCPU | 124 | 124 |

## $\triangle$ Program Example

(1) The following program transfers "ABCD.QPG" stored in drive 4 to drive 0 and places the program in standby status when MO is turned ON.
[Ladder Mode]
[PLOADP "4:ABCD" M10
[List Mode]


### 7.18.17 Unload Program from Program Memory (PUNLOADP)


(S) : Character string data of the program file name to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)
(D) : Device turned ON for 1 scan on completion of the instruction (bits)

| Setting Data | Internal Devices |  | R, ZR | J...1) |  | U | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\triangle^{* 1}$ | - |  | - |  |  |  | - | - |

*1: Local devices cannot be used.
(1) The standby program stored in the program memory (drive 0 ) is deleted from the program memory.
(The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.)
(2) The program No. deleted by the PUNLOADP instruction is made "Empty".

When programs No. 1 to 5 have been set in the program setting of the PLC parameter dialog box, deleting program No. 2 with this instruction makes program No. 2 open.

| Program No. | Program name |
| :---: | :---: |
| 1 | MAIN1 |
| 2 | MAIN2 |
| 3 | MAIN3 |
| 4 | MAIN4 |
| 5 | MAIN5 |


|  | Program No. | Program name |
| :--- | :---: | :---: |
|  | 1 | MAIN1 |
| Deletes "MAIN2" by the <br> PUNLOADP instruction. | 2 | Empty |
|  | 3 | MAIN3 |
|  | 4 | MAIN4 |
|  | 5 | MAIN5 |

Program No. 2 is deleted.
(3) An extension (.QPG) need not be specified for the file name.
(4) The bit device specified by © is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
(5) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.
When using the above instructions, provide interlocks manually to avoid simultaneous execution.
(6) When the Programmable Controller is powered OFF, then ON or the CPU module is reset after execution of the PUNLOADP instruction, the following operation is performed.
(a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the boot setting and program setting of the PLC parameter dialog box.
(b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.

1) When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the program setting of the PLC parameter dialog box.
2) When the program deleted by the PUNLOADP instruction is to be executed again, write the corresponding program to the CPU module.
(7) Do not execute this instruction in an interrupt program.
(Otherwise, a malfunction may result.)
(8) The program to be deleted from the program memory by this instruction should be set to the "standby execution type" with the PSTOP instruction beforehand. (See Section 7.17.1)
(9) The "PUNLOADP instruction" and "write during RUN" processing cannot be executed simultaneously.
(a) When a write during RUN request is given during processing of the PUNLOADP instruction, write during RUN is delayed.
Write during RUN is started after the processing of the PUNLOADP instruction is completed.
(b) When the PUNLOADP instruction is executed during write during RUN, the processing of the PUNLOADP instruction is delayed.
The processing of the PUNLOADP instruction is started after completion of write during RUN.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The file name designated by © does not exist.
(Error code: 2410)
- The program designated by (s) is not in standby status or is being executed.
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program deletes "ABCD.QPG" stored in drive 0 from the memory when M0 turns from OFF to ON.
[Ladder Mode]
[List Mode]


### 7.18.18 Load + Unload (PSWAPP)


(51) : Character string data of the file name of the program to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)
(52) : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) * ${ }^{* 1}$
(D) : Device turned ON for 1 scan on completion of the instruction (bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J:.al |  |  | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | $\triangle^{*} 2$ | - |  |  |  | - |  | - | - |

*1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN
*2: Local devices cannot be used.

## Function

(1) The standby type program stored in the program memory (drive 0 ) designated by (51) is deleted from the program memory, and at the same time, the program stored in the memory card or standard ROM designated by (32) is transferred to the program memory and placed in standby status.
(When the program is transferred to the program memory, the program must have a continuous free space.)
The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.
(2) The program to be transferred to the program memory by the PSWAPP instruction will have the program No. of the program to be deleted from the program memory.
(If there is an open program No. before the program to be deleted from the program memory, the program to be transferred to the program memory will not have the open program No.)
When program No. 2 is "Empty", the program transferred to the program memory is registered as program No. 3 by the program swapping of program No. 3 with this instruction.

| Program No. | Program name | Swaps "MAIN3" with "MAIN6" by the PSWAPP instruction. | Program No. | Program name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 | Empty |  | 2 | Empty |
| 3 | MAIN3 |  | 3 | MAIN6 |
| 4 | MAIN4 |  | 4 | MAIN4 |
| 5 | MAIN5 |  | 5 | MAIN5 |

(3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)

- Drive 1: Memory card (RAM)
- Drive 2: Memory card (ROM)
- Drive 4: Standard ROM
(4) An extension (.QPG) need not be specified for the file name.
(5) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
(6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.
When using the above instructions, provide interlocks manually to avoid simultaneous execution.
(7) When the Programmable Controller is powered OFF, then ON or the CPU module is reset after execution of the PSWAPP instruction, the following operation is performed.
(a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
When the program replaced by the PSWAPP instruction is to be executed, change the boot setting and program setting of the PLC parameter dialog box for the corresponding program name.
(b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.

1) When the program replaced by the PSWAPP instruction is to be executed, change the program setting of the PLC parameter dialog box for the corresponding program name.
2) To execute the program set in the program setting of the PLC parameter dialog box, write the corresponding program to the CPU module again.
(8) Do not execute this instruction in an interrupt program.
(Execution of this instruction in an interrupt program can cause a malfunction.)
(9) The PLC file settings of the program on which the PSWAPP instruction has been conducted are set as follows:
(a) File usage for each program

All the usage of file register, device initial value, comment, and local device of the program after the execution of the PSWAPP instruction are set as "Use PLC file setting".
(b) I/O refresh setting

Nothing is set for both input and output for the I/O refresh setting of the program after the PSWAPP instruction has been executed.
(10) The "PSWAPP instruction" and "write during RUN" processing cannot be executed simultaneously.
(a) When a write during RUN request is given during processing of the PSWAPP instruction, write during RUN is delayed.
Write during RUN is started after the processing of the PSWAPP instruction is completed.
(b) When the PSWAPP instruction is executed during write during RUN, the processing of the PSWAPP instruction is delayed.
The processing of the PSWAPP instruction is started after completion of write during RUN.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The drive No. or the file name designated by (51) or (32) does not exist.
(Error code: 2410)
- The drive No. designated by (S1) is invalid.
(Error code: 4100)
- There is not enough memory to load the specified program in drive 0.
(Error code: 2413)
- The program designated by (S1) is not in standby status or is being executed.
(Error code: 4101)


## $\square$ Program Example

(1) The following program deletes "EFGH.QPG" stored in drive 0 from the memory, transfers "ABCD.QPG" stored in drive 4 to drive 0 , and places the program in standby status when M0 is turned from OFF to ON.
[Ladder Mode] [List Mode]
[PSWAPP "EFGH" "4:ABCD" M10


### 7.18.19 High-speed Block Transfer of File Register (RBMOV(P))


(S) : Head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D) : Head number of the devices of transfer destination (BIN 16 bits)
n : Number of data to be transferred (BIN 16 bits)

| Setting <br> Data | Internal Devices |  | R, ZR |  |  | Uigial | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | - |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | - |
| n | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  | - |

Function
(1) Transfers in batch 16-bit data of $n$ points from the device designated by ©s to location $n$ points from the device designated by (D).

(2) The transfer is available even if there is an overlap between the source and destination devices.
For the transmission to the smaller number of device, the data is transferred from ©s. For the transmission to the larger number of device, the data is transferred from $(S+(n-1)$.
However, as shown in the example below, when transferring data from $R$ to $Z R$, or from $Z R$ to $R$, the range to be transferred (source) and the range of destination must not overlap.

- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
$R$ transfer range ((specified head No. of $R+$ file register block No. $\times 32768$ ) to (specified head No. of R + file register block No. $\times 32768+$ the number of transfers -1 ))


## Example

Transfer ranges of ZR and R overlap when transferring 10000 points of data from ZR30000 (source) to R10 (block No. 1 of the destination).

- ZR transfer range $\rightarrow(30000)$ to $(30000+10000-1) \rightarrow(30000)$ to (39999)
- R transfer range $\rightarrow(10+(1 \times 32768))$ to $(10+(1 \times 32768)+10000-1)$

$$
\rightarrow(32778) \text { to (42777) }
$$

Therefore, the range 32778 to 39999 overlaps.

(3) When (S) is a word device and (D) is a bit device, the number of bits designated by the bit device digit specification will be transferred. If K1Y30 has been designated by © , the lower four bits of the word device designated by © will be transferred.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- The device range of $n$ points from (S) or (D) exceeds the corresponding device range.
(Error code: 4101)
- The file register is not specified for either (S) or (D).
(Error code: 4101)



## $\boxed{\square P r o g r a m}$ Example

(1) The following program outputs the lower four bits of data in R66 to R69 to Y30 through Y3F in units of 4 points.
[Ladder Mode]
[List Mode]



| Instruction | Device |  |  |
| :--- | :--- | :--- | :--- |
| KD | SM402 |  |  |
| RBMOVP | R66 | K4 |  |
| END |  |  |  |


(2) The following program outputs the data in X20 to X2F to R100 to R103 in units of 4 points. [Ladder Mode]
[List Mode]


Befor


Before
execution
After execution (destination of transfer) b15------- - b4b3-- b0


Filled with 0s

## XPOINT

The RBMOV ( P ) instruction is useful to batch transfer a large quantity of file register data with the QnHCPU/QnPHCPU/QnPRHCPU.
For the QnUCPU, the processing speed of the RBMOV instruction is equivalent to that of the BMOV instruction.
The comparison of processing speed between the RBMOV and BMOV instructions is as follows:
(1)Transfer from file registers to internal devices/internal devices to file registers

| CPU | Instruction | Target memory where file register is stored | 1 word |  | 1000 words |  | 10000 words |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| QnHCPU <br> QnPHCPU <br> QnPRHCPU | RBMOV | Standard RAM | 20.0 us |  | 91.0 ¢ |  | 775.0 ¢s |  |
|  |  | SRAM card | 22.0 ¢ |  | $305.0 \mu \mathrm{~s}$ |  | 2900.0 ¢ |  |
|  |  | Flash card *1 | 22.5 us |  | 405.0 \%s |  | 3950.0 нs |  |
|  | BMOV | Standard RAM | $7.5 \mu \mathrm{~s}$ |  | 76.2 us |  | $720.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $8.0 \mu \mathrm{~s}$ |  | $384.0 \mu \mathrm{~s}$ |  | 3900.0 ¢ |  |
|  |  | Flash card *1 |  |  | 418.0 \% |  | 4250.0 ¢s |  |
| QnCPU | RBMOV | Standard RAM | 45.5 ¢ |  | 215.0 ¢s |  | 1850.0 ¢ |  |
|  |  | SRAM card | 49.5 ¢ |  | 540.0 us |  | 5150.0رs |  |
|  |  | Flash card *1 |  |  |  |  |  |  |
|  | BMOV | Standard RAM | 17.5 us |  | 177.0 us |  | 1700.0 ¢ |  |
|  |  | SRAM card | 18.0 ¢ |  | $500.0 \mu \mathrm{~s}$ |  | $5050.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card *1 |  |  | $572.0 \mu \mathrm{~s}$ |  | 5800.0 ¢ |  |
| Q00UCPU Q01UCPU | RBMOV | Standard RAM | 12.2 s | $34.9 \mu \mathrm{~s}$ | $121.5 \mu \mathrm{~s}$ | $145.1 \mu \mathrm{~s}$ | $1111.5 \mu \mathrm{~s}$ | 1135.1 ¢ |
|  |  | SRAM card*2 | - | - | - | - | - | - |
|  |  | Flash card *2 | - | - | - | - | - | - |
|  | BMOV | Standard RAM | $7.3 \mu \mathrm{~s}$ | 13.8 \% | $116.5 \mu \mathrm{~s}$ | 124.2 \% | 1106.5 us | $1114.2 \mu \mathrm{~s}$ |
|  |  | SRAM card*2 | - | - | - | - | - | - |
|  |  | Flash card *2 | - | - | - | - | - | - |
| Q02UCPU | RBMOV | Standard RAM | $9.4 \mu \mathrm{~s}$ | $31.3 \mu \mathrm{~s}$ | $118.5 \mu \mathrm{~s}$ | $141.3 \mu \mathrm{~s}$ | $1108.5 \mu \mathrm{~s}$ | 1131.3 ¢ |
|  |  | SRAM card | $9.4 \mu \mathrm{~s}$ | $31.4 \mu \mathrm{~s}$ | $178.5 \mu \mathrm{~s}$ | $201.3 \mu \mathrm{~s}$ | $1708.5 \mu \mathrm{~s}$ | $1731.3 \mu \mathrm{~s}$ |
|  |  | Flash card *1 | 9.4 \% | $32.1 \mu \mathrm{~s}$ | $278.5 \mu \mathrm{~s}$ | $301.3 \mu \mathrm{~s}$ | $2708.5 \mu \mathrm{~s}$ | $2731.3 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $5.0 \mu \mathrm{~s}$ | $11.6 \mu \mathrm{~s}$ | $114.5 \mu \mathrm{~s}$ | $122.3 \mu \mathrm{~s}$ | $1104.5 \mu \mathrm{~s}$ | $1112.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.1 \mu \mathrm{~s}$ | $11.7 \mu \mathrm{~s}$ | $174.5 \mu \mathrm{~s}$ | $182.3 \mu \mathrm{~s}$ | $1704.5 \mu \mathrm{~s}$ | 1712.3 ¢ |
|  |  | Flash card *1 | $5.0 \mu \mathrm{~s}$ | $11.6 \mu \mathrm{~s}$ | $274.5 \mu \mathrm{~s}$ | $282.3 \mu \mathrm{~s}$ | $2704.5 \mu \mathrm{~s}$ | $2712.3 \mu \mathrm{~s}$ |
| Q03UD(E)CPU | RBMOV | Standard RAM | $11.3 \mu \mathrm{~s}$ | 16.8 ¢ | $120.7 \mu \mathrm{~s}$ | $127.1 \mu \mathrm{~s}$ | $1110.7 \mu \mathrm{~s}$ | 1117.1 нs |
|  |  | SRAM card | $11.2 \mu \mathrm{~s}$ | $16.7 \mu \mathrm{~s}$ | $180.7 \mu \mathrm{~s}$ | $187.1 \mu \mathrm{~s}$ | $1710.7 \mu \mathrm{~s}$ | $1717.1 \mu \mathrm{~s}$ |
|  |  | Flash card *1 | $11.3 \mu \mathrm{~s}$ | 16.8 ¢ | $280.7 \mu \mathrm{~s}$ | 287.1 \% | $2710.7 \mu \mathrm{~s}$ | $2717.1 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.8 \mu \mathrm{~s}$ | $6.6 \mu \mathrm{~s}$ | 114.7 Hs | $117.1 \mu \mathrm{~s}$ | 1104.7 \%s | 1107.1 ¢s |
|  |  | SRAM card | 4.8 \% | $6.6 \mu \mathrm{~s}$ | $147.7 \mu \mathrm{~s}$ | $177.1 \mu \mathrm{~s}$ | $1704.7 \mu \mathrm{~s}$ | 1707.1 us |
|  |  | Flash card *1 | $4.8 \mu \mathrm{~s}$ | $6.5 \mu \mathrm{~s}$ | $274.7 \mu \mathrm{~s}$ | 277.1 \% | 2704.7 \% | 2707.1 us |
| Q04UD(E)HCPU <br> Q06UDE(H)CPU <br> Q10UDE(H)CPU <br> Q13UDE(H)CPU <br> Q20UDE(H)CPU <br> Q26UDE(H)CPU | RBMOV | Standard RAM | $9.2 \mu \mathrm{~s}$ | $15.1 \mu \mathrm{~s}$ | 61.0 ¢ | $68.6 \mu \mathrm{~s}$ | $531.0 \mu \mathrm{~s}$ | 538.6 нs |
|  |  | SRAM card | $9.4 \mu \mathrm{~s}$ | 15.6 \% | $165.0 \mu \mathrm{~s}$ | $172.6 \mu \mathrm{~s}$ | $1576.0 \mu \mathrm{~s}$ | 1583.6 ¢ |
|  |  | Flash card *1 | $9.4 \mu \mathrm{~s}$ | $15.7 \mu \mathrm{~s}$ | $260.0 \mu \mathrm{~s}$ | $267.6 \mu \mathrm{~s}$ | $2526.0 \mu \mathrm{~s}$ | 2533.6 ¢ |
|  | BMOV | Standard RAM | $4.1 \mu \mathrm{~s}$ | $5.6 \mu \mathrm{~s}$ | 56.0 ¢ | $58.6 \mu \mathrm{~s}$ | $526.0 \mu \mathrm{~s}$ | 528.6 нs |
|  |  | SRAM card | $4.5 \mu \mathrm{~s}$ | $6.1 \mu \mathrm{~s}$ | 160.0 ms | $162.6 \mu \mathrm{~s}$ | $1571.0 \mu \mathrm{~s}$ | 1573.6 \% |
|  |  | Flash card *1 | $4.3 \mu \mathrm{~s}$ | $6.2 \mu \mathrm{~s}$ | $255.0 \mu \mathrm{~s}$ | $257.6 \mu \mathrm{~s}$ | $2521.0 \mu \mathrm{~s}$ | 2523.6 ¢ |

*1 : When file registers are stored in the Flash card, no processing is performed for transfer from internal devices to file registers.
*2 : Unusable for the Q00UCPU and Q01UCPU.
(2)Transfer from file registers to file registers

| CPU | Instruction | Target memory where file register is stored | 1 word |  | 1000 words |  | 10000 words |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| QnHCPU <br> QnPHCPU <br> QnPRHCPU | RBMOV | Standard RAM | 20.0 ¢s |  | 91.0 ¢ |  | $775.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 22.5 ¢ |  | $545.0 \mu \mathrm{~s}$ |  | $5300.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $7.5 \mu \mathrm{~s}$ |  | 77.0 ¢ |  | $720.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $8.5 \mu \mathrm{~s}$ |  | $692.0 \mu \mathrm{~s}$ |  | $7050.0 \mu \mathrm{~s}$ |  |
| QnCPU | RBMOV | Standard RAM | 45.5 ¢ |  | 215.0 \% |  | 1850.0 нs |  |
|  |  | SRAM card | 50.0 ¢ |  | $870.0 \mu \mathrm{~s}$ |  | 8350.0 ¢s |  |
|  | BMOV | Standard RAM | 17.5 ¢ |  | $179.0 \mu \mathrm{~s}$ |  | $1700.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 18.5 ¢ |  | $839.0 \mu \mathrm{~s}$ |  | $8600.0 \mu \mathrm{~s}$ |  |
| Q00UCPU Q01UCPU | RBMOV | Standard RAM | 12.6 ¢ | $35.3 \mu \mathrm{~s}$ | $232.5 \mu \mathrm{~s}$ | $256.1 \mu \mathrm{~s}$ | 2211.5 s | 2235.1 ¢ |
|  |  | SRAM card*2 | - | - | - | - | - | - |
|  | BMOV | Standard RAM | $7.7 \mu \mathrm{~s}$ | 14.2 s | $227.5 \mu \mathrm{~s}$ | $234.2 \mu \mathrm{~s}$ | 2206.5 ¢ | 2214.2 us |
|  |  | SRAM card*2 | - | - | - | - | - | - |
| Q02UCPU | RBMOV | Standard RAM | $9.6 \mu \mathrm{~s}$ | 31.5 /s | $228.5 \mu \mathrm{~s}$ | $252.3 \mu \mathrm{~s}$ | 2208.5 ¢ | 2231.3 s |
|  |  | SRAM card | $9.6 \mu \mathrm{~s}$ | $31.5 \mu \mathrm{~s}$ | $378.5 \mu \mathrm{~s}$ | $401.3 \mu \mathrm{~s}$ | 3708.5 ¢ | $3731.3 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $5.2 \mu \mathrm{~s}$ | $11.8 \mu \mathrm{~s}$ | $224.5 \mu \mathrm{~s}$ | $232.3 \mu \mathrm{~s}$ | 2204.5 ¢ | 2212.3 ¢ |
|  |  | SRAM card | $5.2 \mu \mathrm{~s}$ | $11.8 \mu \mathrm{~s}$ | $374.5 \mu \mathrm{~s}$ | $382.3 \mu \mathrm{~s}$ | 3704.5 ¢ | 3712.3 ¢ |
| Q03UD(E)CPU | RBMOV | Standard RAM | $11.2 \mu \mathrm{~s}$ | 16.7 Hs | $230.7 \mu \mathrm{~s}$ | $237.1 \mu \mathrm{~s}$ | 2210.7 ¢ | 2217.1 ¢ |
|  |  | SRAM card | $11.6 \mu \mathrm{~s}$ | 16.7 ¢ | $380.7 \mu \mathrm{~s}$ | $387.1 \mu \mathrm{~s}$ | 3710.7 ¢ | 3717.1 ¢ |
|  | BMOV | Standard RAM | $4.9 \mu \mathrm{~s}$ | $6.7 \mu \mathrm{~s}$ | $224.7 \mu \mathrm{~s}$ | $227.1 \mu \mathrm{~s}$ | 2204.7 ¢ | 2207.1 ¢s |
|  |  | SRAM card | $5.2 \mu \mathrm{~s}$ | $6.7 \mu \mathrm{~s}$ | $374.7 \mu \mathrm{~s}$ | $377.1 \mu \mathrm{~s}$ | 3704.7 нs | 3707.1 нs |
| Q04UD(E)HCPU | RBMOV | Standard RAM | $9.3 \mu \mathrm{~s}$ | 15.5 ¢ | $118.0 \mu \mathrm{~s}$ | $124.6 \mu \mathrm{~s}$ | 1102.0 ¢ | $1107.6 \mu \mathrm{~s}$ |
| Q06UDE(H)CPU |  | SRAM card | $9.7 \mu \mathrm{~s}$ | 15.5 \% | $365.0 \mu \mathrm{~s}$ | $371.6 \mu \mathrm{~s}$ | 3571.0 ¢ | 3578.6 ¢ |
| Q13UDE(H)CPU | BMOV | Standard RAM | $4.3 \mu \mathrm{~s}$ | $6.2 \mu \mathrm{~s}$ | $113.0 \mu \mathrm{~s}$ | $115.6 \mu \mathrm{~s}$ | 1096.0 ¢s | 1098.6 \% |
| Q20UDE(H)CPU Q26UDE(H)CPU |  | SRAM card | $4.5 \mu \mathrm{~s}$ | $6.1 \mu \mathrm{~s}$ | 360.0 ¢ | $362.6 \mu \mathrm{~s}$ | 3566.0 ¢ | 3568.6 ¢ |

*1 : Unusable for the Q00UCPU and Q01UCPU.

- (BIN 16-bit subtraction operations) ..... 6-22
\$+ (Linking character strings) ..... 6-65,6-67
\$=, \$<>, \$>, \$<=, \$<, \$>= (Character string data
comparisons) ..... 6-11
\$MOV (Character string transfers) ..... 6-112
* (BIN 16-bit multiplication operations) ..... 6-30
+ (BIN 16-bit addition operations) ..... 6-22
/ (BIN 16-bit division operations) ..... 6-30
<(BIN 16-bit data comparisons) ..... 6-2
<=(BIN 16-bit data comparisons) ..... 6-2
<>(BIN 16-bit data comparisons) ..... 6-2
=(BIN 16-bit data comparisons) ..... 6-2
>(BIN 16-bit data comparisons) ..... 6-2
>=(BIN 16-bit data comparisons) ..... 6-2
[Numerics]
16-bit data block transfers (FMOV) ..... 6-120,6-122
16-bit data checks (SUM) ..... 7-69
16-bit data exchange (XCH) ..... 6-124
16-bit data exclusive NOR operation (WXNR). ..... 7-27
16-bit data searches (SER) ..... 7-66
16-bit dead band controls (BAND) ..... 7-324
16-bit exclusive OR operations (WXOR) ..... 7-19
16-bit negation transfers (CML) ..... 6-114
16-bit transfers (MOV) ..... 6-106
1-bit shift to left of $n$-bit data (BSFL) ..... 7-49,7-51
1-bit shift to right of $n$-bit data (BSFR) ..... 7-49,7-51
1-word shift to left of n-word data (DSFL)... ..... 7-54,7-56
1 -word shift to right of n-word data (DSFR)7-54,7-56
32-bit data checks (DSUM) ..... 7-69
32-bit data exchanges (DXCH) ..... 6-124
32-bit data exclusive NOR operation (DXNR) ..... 7-27
32-bit data searches (DSER) ..... 7-66
32-bit dead band controls (DBAND) ..... 7-324
32-bit exclusive OR operations (DXOR) ..... 7-19
32-bit negation transfers (DCML) ..... 6-114
32-bit transfers (DMOV) ..... 6-106
4-bit dissociation of 16-bit data (DIS) ..... 7-77
4-bit linking of 16-bit data (UNI) ..... 7-79
7-segment decode (SEG) ..... 7-75
[A]
A contact operation start (LD) ..... 5-2
A contact parallel connection (OR) ..... 5-2
A contact series connection (AND) ..... 5-2
ACOS ( $\mathrm{COS}^{-1}$ operation on floating-point data (Singleprecision)).7-267
ACOSD ( $\mathrm{COS}^{-1}$ operation on floating-point data
(Double precision)) ..... 7-269
Addition
Addition of floating decimal point (Double precision)(ED+)..6-50,6-52
Addition of floating decimal point (Single precision)(E+)6-46,6-48
BCD 4-digit addition ( $\mathrm{B}+$ ) ..... 6-34
BCD 8-digit addition (DB+) ..... 6-38
BIN 16-bit addition operations (+) ..... 6-22
BIN 32-bit addition operations (D+) ..... 6-26
Block addition (BK+) ..... 6-59,6-62
Addition and subtraction of floating decimal point data
(Double precision) (ED+, ED-) ..... 6-50,6-52
Addition and subtraction of floating decimal point data
(Single precision) (E+, E-) ..... 6-46,6-48
ADRSET (Indirect address read) ..... 7-395
ANB (Ladder block series connections) ..... 5-10
AND (=, <>, >, <=, <, >=) (BIN 16-bit data
comparisons) ..... 6-2
AND (A contact series connection) ..... 5-2
AND ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) (BIN 32-bit datacomparisons) 6-4
AND ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ) (Floationg decimalpoint data comparisons(Single precision)).6-6
AND (ED=, ED<>, ED>, ED<=, ED<, ED>=) (Floationg decimal point data comparisons(Double precision)) 6-8
And inverse (ANI) ..... 5-3
AND (\$=, \$<>, \$>, \$<=, \$<, \$>=) (Character string data comparisons) ..... 6-11
ANDF (Pulse series connections / trailing edge
leading edg) ..... 5-5,5-7
ANDP (Pulse series connections / leading edgeleading edg)5-5,5-7
ANDPI, ANDFI ..... 5-8
ANI (B contact series connection) ..... 5-2
Annunciator output (OUT F) ..... 5-28
Application instructions ..... 2-29
Arithmetic operation instructions. ..... 2-16
ASC (Conversion from hexadecimal BIN to ASCII) 7-228
ASIN (SIN ${ }^{-1}$ operation on floating-point data (Singleprecision)) ........................................................... 7-262ASIND (SIN ${ }^{-1}$ operation on floating-point data (Doubleprecision)) ......................................................... 7-265ATAN (TAN ${ }^{-1}$ operation on floating-point data (Singleprecision)) ........................................................... 7-271ATAND (TAN ${ }^{-1}$ operation on floating-point data7-273
[B]
B- (BCD 4-digit subtraction) ..... 6-34
B contact operation start (LDI) ..... 5-2
B* (BCD 4-digit multiplication) ..... 6-42
B+ (BCD 4-digit addition) ..... 6-34
$B /$ (BCD 4-digit division) ..... 6-42
BACOS (BCD type COS $^{-1}$ operation) ..... 7-317
BAND (16-bit dead band controls) ..... 7-324
Basic instructions ..... 2-10
BASIN (BCD type SIN $^{-1}$ operation) ..... 7-315
BATAN (BCD type TAN ${ }^{-1}$ operation) ..... 7-313
Batch recovery of index register (ZPOP) ..... 7-400
Batch reset of bit devices (BKRST) ..... 7-64
Batch save of index register (ZPUSH) ..... 7-400
BCD (BIN data to 4-digit) ..... 6-73
BCD 4-digit addition and subtraction operations ..... (B+,
B-) ..... 6-34

BCD 4-digit multiplication and division operations ( $B^{*}$, B/)

6-42
BCD 4-digit square roots (BSQR).............................................................................
BCD 8-digit addition and subtraction operations (DB+, DB-)
. 6-38
BCD 8-digit multiplication and division operations
(DB*, DB/)........................................................... 6-44
BCD 8-digit square roots (BDSQR) ................... 7-306
BCD conversion
Conversion from BIN data to 4-digit BCD (BCD)
.6-73
Conversion from BIN data to 8-digit BCD (DBCD)
6-73
BCD type COS operations (BCOS) ................... 7-311
BCD type COS $^{-1}$ operations (BACOS) .............. 7-317
BCD type SIN operation (BSIN) ........................ 7-309
BCD type SIN $^{-1}$ operation (BASIN) ................... 7-315
BCD type TAN operation (BTAN) ...................... 7-313
BCD type TAN ${ }^{-1}$ operations (BATAN) ............... 7-319
BCDDA (Conversion from BCD 4-digit to decimal
ASCII)............................................................... 7-189
BCOS (BCD type COS operations) ................... 7-311
BDSQR (BCD 8-digit square roots) ................... 7-306
BIN (BCD 4-digit data to BIN data)...................... 6-75
BIN 16-bit addition and subtraction operations (+, -) . 6-22

BIN 16-bit data sort operations (SORT) .............. 7-95
BIN 16-bit multiplication and division operations (*, /)
6-30
BIN 16-bit to BIN 32-bit (DBL) ............................. 6-88
BIN 16-bit to Gray code (GRY)............................ 6-90
BIN 32-bit addition and subtraction operations (D+, D-)
6-26
BIN 32-bit block data comparisons (DBKCMP $\square$,
DBKCMP $\square$ P) ................................................... 6-18
BIN 32-bit data block addition and subtraction operations (DBK+(P),DBK-(P))............................ 6-62 BIN 32-bit data comparisons ( $D=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<$, D>=)....................................................................... 6-4
BIN 32-bit data sort operations (DSORT)............ 7-95
BIN 32-bit data to BIN 16-bit data (WORD)......... 6-89
BIN 32-bit data to Gray code (DGRY) ................. 6-90
BIN 32-bit multiplication and division operations ( $D^{*}$,
D/)....................................................................... 6-32
BIN block data comparisons (BKCMP $\square$ ) ... 6-15,6-18
BINDA (Conversion from BIN 16-bit data to decimal
ASCII) ................................................................. 7-183
BINHA (Conversion from BIN 16-bit data to
hexadecimal ASCII)........................................... 7-186
Bit data ................................................................... 3-3
Bit device output reverse (FF) ............................. 5-40
Bit device shifts (SET) ......................................... 5-44
Bit processing instructions.................................... 2-34
Bit reset for word devices (BRST) ........................ 7-59
Bit set for word devices (BSET)........................... 7-59
Bit tests (TEST/DTEST) ....................................... 7-61
BK- (Block subtraction)................................ 6-59,6-62
BK+ (Block addition) ..... 6-59,6-62
BKAND (Block logical products) ..... 7-9
BKBCD (Conversion from block BIN 16-bit data to ..... 6-98BCD 4-digit data)
BKBIN (Conversion from block BCD 4-digit data to block BIN 16-bit data) ..... 6-100
BKCMP $\square$ (BIN block data comparisons).... 6-15,6-18
BKOR (Block logical sum operations). ..... 7-17
BKRST (Batch reset of bit devices) ..... 7-64
BKXNR (Block exclusive NOR operations) ..... 7-33
BKXOR (Block exclusive OR operations). ..... 7-25
Block 16-bit exchanges (BXCH) ..... 6-126
Block 16-bit transfers (BMOV) ..... 6-117
Block addition (BK+) ..... 6-59,6-62
Block exclusive NOR operations (BKXNR). ..... 7-33
Block exclusive OR operations (BKXOR) ..... 7-25
Block logical products (BKAND) ..... 7-9
Block logical sum operations (BKOR). ..... 7-17
Block subtraction (BK-) ..... 6-59,6-62
BMOV (Block 16-bit data transfers) ..... 6-117
BREAK (Forced end of FOR to NEXT instruction loop) ..... 7-108
BRST (Bit reset for word devices) ..... 7-59
BSET (Bit set for word devices) ..... 7-59
BSFL (1-bit shift to left of $n$-bit data) ..... 7-49,7-51
BSFR (1-bit shift to right of n-bit data) ..... 7-49,7-51
BSIN (BCD type SIN operation) ..... 7-309
BSQR (BCD 4-digit square roots). ..... 7-306
BTAN (BCD type TAN operation) ..... 7-313
BTOW (Data linking in byte units). ..... 7-85
Buffer memory access instructions ..... 2-41
BXCH (Block 16-bit data exchanges) ..... 6-126
[C]
Calculation of averages for 16 -bit or 32-bit data
(MEAN(P),DMEAN(P)) ..... 7-103
Calculation of totals for 16-bit data (WSUM) ..... 7-99
Calculation of totals for 32-bit data (DWSUM)
7-101,7-103
CALL (Subroutine program calls) ..... 7-110
Cautions on programming ..... 3-27
Changing check format of CHK instruction (CHKCIR, CHKEND) ..... 7-179
Character string data ..... 3-11
Character string data comparisons. ..... 6-11
Character string length detection (LEN) ..... 7-204
Character string processing instructions ..... 2-43
Character string search (INSTR) ...7-239,7-241,7-243Character string transfers (\$MOV)..................... 6-112CHKCIR (Changing check format of CHK instruction)7-179
CHKEND (Changing check format of CHK instruction)7-179
CHKST, CHK (Special format failure checks). ..... 7-175
CJ (Pointer branch instruction) ..... 6-129
Clock comparison (TM=,TM,TM>,TM=). ..... 7-361
Clock data addition operation (DATE+) ..... 7-348
Clock data subtraction operation (DATE-) ..... 7-350
Clock instructions ..... 2-52
CML (16-bit negation transfers) ..... 6-114
COM (Refresh instruction) ..... $7-134,7-137,7-141$
Common logarithm operation on floating-point data
(Double precision) (LOG10D(P)) ..... 7-302
Common logarithm operation on floating-point data
(Single precision) (LOG10(P)) ..... 7-300
Comparison operation instruction table ..... 2-10
Comparison operation instructions ..... 6-2
Comparisons (BIN 16-bit data) ..... 6-2
Comparisons (BIN 32-bit data) ..... 6-4
Comparisons (Character string data) ..... 6-11
Complement of 2 of BIN 16-bit data (NEG) ..... 6-94
Complement of 2 of BIN 32-bit data (DNEG) ..... 6-94
COMRD (Reading device comment data) ..... 7-201
Conditions for execution of instructions ..... 3-33
Connection instructions
Association instruction table ..... 2-7
Ladder block parallel connection (ORB) ..... 5-10
Ladder block series connection (ANB) ..... 5-10
Linking character strings (\$+) ..... 6-65
Contact instruction ..... 2-6
Contact instructions
Operation start (LD, LDI) ..... 5-2
Parallel connection (OR, ORI) ..... 5-2
Pulse operation start (LDF, LDP) ..... 5-5,5-7
Pulse parallel connection (ORF,ORP) ..... 5-5,5-7
Pulse serial connection (ANF, ANP) ..... 5-5,5-7
Series connection (AND, ANI) ..... 5-2
Conversion
BCD 4-digit to BIN (BIN) ..... 6-75
BCD 8-digit to BIN (DBIN) ..... 6-75
BIN 16-bit to BIN 32-bit (DBL) ..... 6-88
BIN 16-bit to floating decimal point (Doubleprecision) (FLTD) .............................................. 6-81BIN 16-bit to floating decimal point (Singleprecision) (FLT)............................................... 6-78
BIN 16-bit to Gray code (GRY) ..... 6-90
BIN 32-bit to BIN 16-bit (WORD) ..... 6-89
BIN 32-bit to floating decimal point (Doubleprecision) (DFLTD).......................................... 6-81BIN 32-bit to floating decimal point (Singleprecision) (DFLT) ............................................ 6-78
BIN 32-bit to Gray code (DGRY) ..... 6-90
BIN to BCD 4-digit (BCD) ..... 6-73
BIN to BCD 8-digit (DBCD) ..... 6-73
Double precision to Single precision (EDCON)6-104
Floating decimal point data to BIN 16-bit (Double
precision) (INTD) ..... 6-86
Floating decimal point data to BIN 16-bit (Singleprecision) (INT) ................................................ 6-83
Floating decimal point data to BIN 32-bit (Singleprecision) (DINT)............................................. 6-83
Floating decimal point data to BIN32-bit (Double
precision) (DINTD) ..... 6-86
Gray code to BIN 16-bit (GBIN) ..... 6-92
Gray code to BIN 32-bit (DGBIN) ..... 6-92
Single precision to Double precision (ECON)6-102

Conversion from ASCII to hexadecimal BIN (HEX) 7-230
Conversion from BCD 4-digit to decimal ASCII (BCDDA)............................................................ 7-189 Conversion from BCD 8-digit to decimal ASCII (DBCDDA) .......................................................... 7-189
Conversion from BIN 16-bit to character string (STR)Conversion from BIN 16-bit to decimal ASCII (BINDA)7-183
Conversion from BIN 16-bit to floating decimal point(Double precision) (FLTD) ................................... 6-81
Conversion from BIN 16-bit to floating decimal point(Single precision) (FLT) ....................................... 6-78Conversion from BIN 16-bit to hexadecimal ASCII(BINHA) ............................................................. 7-186Conversion from BIN 32-bit to character string (DSTR)Conversion from BIN 32-bit to decimal ASCI(DBINDA)............................................................ 7-183Conversion from BIN 32-bit to floating decimal point(Double precision) (DFLTD)................................. 6-81Conversion from BIN 32-bit to floating decimal point
(Single precision) (DFLT) ..... 6-78
Conversion from BIN 32-bit to hexadecimal ASCII (DBINHA)............................................................ 7-186
Conversion from block BCD 4-digit data to block BIN
16-bit data (BKBIN). ..... 6-100
Conversion from block BIN 16-bit data to BCD 4-digit
data (BKBCD) ..... 6-98
Conversion from character string to BIN 16-bit (VAL) ..... 7-212
Conversion from character string to BIN 32-bit (DVAL)7-212
Conversion from character string to floating decimal
point (EVAL) ..................................................... 7-224
Conversion from decimal ASCII to BCD 4-digit(DABCD)............................................................. 7-198
Conversion from decimal ASCII to BCD 8-digit
(DDABCD) ..... 7-198
Conversion from decimal ASCII to BIN 16-bit (DABIN)7-192
Conversion from decimal ASCII to BIN 32-bit
(DDABIN) ..... 7-192
Conversion from floating decimal point to characterstring (ESTR).................................................... 7-217Conversion from floating-point angle to radian (Doubleprecision) (RADD).............................................. 7-277Conversion from floating-point angle to radian (Singleprecision) (RAD) ................................................ 7-275Conversion from floating-point radian to angle (Doubleprecision) (DEGD) .........................7-281,7-283,7-285Conversion from floating-point radian to angle (Singleprecision) (DEG) ............................................... 7-279
Conversion from hexadecimal ASCII to BIN 16-bit
(HABIN) ..... 7-195
Conversion from hexadecimal ASCII to BIN 32-bit(DHABIN)7-195
Conversion from hexadecimal BIN to ASCII (ASC)7-228
Conversion of Gray code to BIN 16-bit (GBIN).... 6-92 ..... 6-92
Conversion of Gray code to BIN 32-bit (DGBIN)6-92
Conversion to BIN
BCD 4-digit to BIN 16-bit (BIN) ..... 6-75
BCD 8-digit to BIN 32-bit (DBIN). ..... 6-75
Floating decimal point data to BIN 16-bit (Double
precision) (INTD) ..... 6-86
Floating decimal point data to BIN 16-bit (Single
precision) (INT) ..... 6-83
Floating decimal point data to BIN 32-bit (Double
precision) (DINTD) ..... 6-86
Floating decimal point data to BIN 32-bit (Single
precision) (DINT) ..... 6-83
Conversion to floating decimal point (Double
precision) (FLTD, DFLTD) ..... 6-81
Conversion to floating decimal point (Single precision)
(FLT, DFLT) ..... 6-78
COS (COS operation on floating-point data (Singleprecision)).......................................................... 7-254COS operation on floating-point data (Doubleprecision) (COSD) ............................................. 7-256COS operation on floating-point data (Singleprecision) (COS)............................................... 7-254$\mathrm{COS}^{-1}$ operation on floating-point data (Doubleprecision) (ACOSD)........................................... 7-269$\mathrm{COS}^{-1}$ operation on floating-point data (Singleprecision) (ACOS) ............................................ 7-267COSD (COS operation on floating-point data (Double
precision))........................................................ 7-256 ..... 7-256
Count 1-phase input or down (UDCNT1) ..... 6-143
Count 2-phase input or down (UDCNT2) ..... 6-146
Counters (OUT C) ..... 5-26
[D]
D- (BIN 32-bit subtraction operations ..... 6-26
D(P).DDRD(Reading Devices to Another CPU)10-17
D(P).DDWR(Writing Devices to Another CPU) ..... 10-13
D* (BIN 32-bit multiplication operations) ..... 6-32
D+ (BIN 32-bit addition operations) ..... 6-26
D/ (BIN 32-bit division operations). ..... 6-32
$D=, D<>, D>, D<=, D<, D>=(B I N ~ 32$-bit data
comparisons) ..... 6-4
DABCD (Conversion from decimal ASCII to BCD
4-digit) ..... 7-198
DABIN (Conversion from decimal ASCII to BIN 16-bit)7-192
DAND (Logical products with 32-bit data) ..... 7-3
Data control instructions ..... 2-49
Data conversion instruction table ..... 2-22
Data conversion instructions ..... 6-73
Data dissociation in byte units (WTOB) ..... 7-85
Data link instructions ..... 2-59
Data linking in byte units (BTOW) ..... 7-85
Data processing instructions ..... 2-35
Data table operation instructions ..... 2-40
DATE- (Clock data subtraction operation) ..... 7-350
Date comparison ( $\mathrm{DT}=, \mathrm{DT}, \mathrm{DT}>, \mathrm{DT}=$ ) ..... 7-356
DATE+ (Clock data addition operation) ..... 7-348
DATERD (Reading clock data) ..... 7-344
DATEWR (Writing clock data) ..... 7-346
DB- (BCD 8-digit subtraction) ..... 6-38
DB* (BCD 8-digit multiplication) ..... 6-44
DB+ (BCD 8-digit addition) ..... 6-38
DB/ (BCD 8-digit division) ..... 6-44
DBAND (32-bit dead band controls) ..... 7-324
DBCD (Conversion from BIN to BCD 8-digit) ..... 6-73
DBCDDA (Conversion from BCD 8-digit to decimal ASCII) ..... 7-189
DBIN (BCD 8-digit to BIN 16-bit conversion) ..... 6-75
DBINDA (Conversion from BIN 32-bit to decimalASCII).7-183
DBINHA (Conversion from BIN 32-bit to hexadecimal ASCII) ............................................................... 7-186DBK- .................................................................... 6-63
DBK+ ..... 6-62
DBL (BIN 16-bit to BIN 32-bit) ..... 6-88
DCML (32-bit negation transfers) ..... 6-114
DDABCD (Conversion from decimal ASCII to BCD 8-digit) ..... 7-198
DDABIN (Conversion from decimal ASCII to BIN
32-bit) ..... 7-192
DDEC (Decrementing 32-bit BIN). ..... 6-71
Debugging and failure diagnosis instructions ..... 2-42
DEC (Decrementing 16-bit BIN) ..... 6-69
DECO (Decoding from 8 to 256 bits) ..... 7-71
Decoding from 8 to 256 bits (DECO) ..... 7-71
Decrement
BIN 16-bit (DEC) ..... 6-69
BIN 32-bit (DDEC) ..... 6-71
Decrementing 16-bit BIN (DEC) ..... 6-69
Decrementing 32-bit BIN (DDEC) ..... 6-71
DEG (Conversion from floating-point radian to angle(Single precision)).7-279
DEGD (Conversion from floating-point radian to angle
(Double precision)) .7-281,7-283,7-285
Deleting data from data tables (FDEL) ..... 7-157
Deletion of character string (STRDEL(P)) ..... 7-243
DELTA (Pulse conversion of direct output) ..... 5-42
Designating data. ..... 3-3
Designation of modification values in indexmodification (IXDEV, IXSET)7-148
Device range check ..... 3-27
DFLT (Conversion from BIN 32-bit to floating decimalpoint (Single precision))6-78
DFLTD (Conversion from BIN 32-bit to floating decimal point (Double precision)) ........................ 6-81DFRO (Reading 2-word data from intelligent functionmodules)........................................................... 7-160DGBIN (Conversion of Gray code to BIN 16-bit)
6-92
DGRY (BIN 32-bit to Gray code) ..... 6-90
DHABIN (Conversion from hexadecimal ASCII to BIN32-bit).7-195
DI (Interrupt disable) ..... 6-133
Digit designation ..... 3-4
Digit designation of bit devices ..... 3-4
DINC (Incrementing 32-bit BIN) ..... 6-71
DINT (Floating decimal point data to BIN 32-bit (Singleprecision))6-83
DINTD (Floating decimal point data to BIN 32-bit
(Double precision)) ..... 6-86
Direct 1-byte read from file register (ZRRDB) ..... 7-391
DIS (4-bit grouping of 16-bit data) ..... 7-77
Display instructions ..... 2-41
Dissociation of random data (NDIS) ..... 7-81
Division
BCD 4-digit (B/) ..... 6-42
BCD 8-digit division (DB/) ..... 6-44
BIN 16-bit (/) ..... 6-30
Division of floating decimal point(Double precision)
(ED/) ..... 6-56
Division of floating decimal point(Single precision)(E/)6-54
DLIMIT (Upper and lower limit controls for BIN 32-bit)7-321
DMAX (Maximum value search for 32-bit data)... 7-89
DMEAN(P) ..... 7-103
DMIN (Minimum value search for 32-bit data) ..... 7-92
DMOV (32-bit transfers) ..... 6-106
DNEG (Complement of 2 of BIN 32-bit data) ..... 6-94
DOR (Logical sums of 32-bit data) ..... 7-11
Double precision to Single precision conversion
(EDCON) ..... 6-104
Double word data ..... 3-6
DRCL (Left rotation of 32-bit data) ..... 7-44
DRCR (Right rotation of 32-bit data) ..... 7-41
DROL (Left rotation of 32-bit data) ..... 7-44
DROR (Right rotation of 32-bit data) ..... 7-41
DSCL(P) ..... 7-331
DSCL2(P) ..... 7-335
DSER (32-bit data searches). ..... 7-66
DSFL (1-word shift to left of n-word data).... 7-54,7-56 DSFR (1-word shift to right of n-word data)7-54,7-56
DSORT (BIN 32-bit data sort) ..... 7-95
DSTR (Conversion from BIN 32-bit to character string) ..... 7-206
DSUM (32-bit data checks) ..... 7-69
DTEST (Bit tests) ..... 7-61
DTO (Writing 2-word data to intelligent function modules) ..... 7-163
DUTY (Timing pulse generation) ..... 7-388DVAL (Conversion from character string to BIN 32-bit)
DWSUM (Calculation of totals for 32-bit data)7-101,7-103
DXCH (16-bit data exchanges) ..... 6-124
DXNR (32-bit data exclusive NOR operation) ..... 7-27
DXOR (32-bit exclusive OR operations) ..... 7-19
DZONE (Zone control for BIN 32-bit data)7-327,7-330,7-334

## [E]

E- (Subtraction of floating decimal point data (Single precision)) ...................................................6-46,6-48 E* (Multiplication of floating decimal point data (Single precision)) . 6-54
E+ (Addition of floating decimal point data (Singleprecision))6-46,6-48
E/ (Dividion of floating decimal point data (Single
precision)) ..... 6-54
$\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ (Floationg decimal point
data comparisons(Single precision)) ..... 6-6
ECALL (Sub-routine calls between program files)7-120
ECON (Single precision to Double precision
conversion) ..... 6-102
ED- (Subtraction of floating decimal point data
(Double precision)) ..... 6-50,6-52
ED* (Multiplication of floating decimal point data(Double precision)) 6-56
ED+ (Addition of floating decimal point data (Double
precision)) .....  6-50,6-52
ED/ (Dividion of floating decimal point data (Doubleprecision))6-56
$E D=, E D<>, E D>, E D<=, E D<, E D>=$ (Floationg decimalpoint data comparisons (Double precision)) .......... 6-8EDCON (Double precision to Single precisionconversion)6-104
EDMOV (Floating-point data transfer (Doubleprecision))6-110
EDNEG (Floating-point sign invertion (Double
precision)) .....  6-97
EFCALL (Output OFF calls between program files) ..... 7-125
EGF (Pulse operation results / leading edge) ..... 5-18
EGP (Pulse operation results / trailing edge) ..... 5-18
El (Interrupt enable) ..... 6-133
EMOD (Floating decimal point to BCD) ..... 7-245
EMOV (Floating-point data transfer (Single precision)) ..... 6-108
ENCO (Encoding from 256 to 8 bits) ..... 7-73
Encoding from 256 to 8 bits (ENCO) ..... 7-73
END (End sequence program) ..... 5-53
End main routine program (FEND) ..... 5-51
End sequence program (END) ..... 5-53
ENEG (Floating-point sign invertion(Single precision))6-96
EREXP (From BCD format data to floating decimalpoint)................................................................... 7-248Error display and annunciator reset instruction (LEDR)7-172
ESTR (Conversion from floating decimal point tocharacter string)7-217
EVAL (Conversion from character string to floating
decimal point) ..... 7-217
EXP (Exponent operation on floating-point data
(Single precision)) ..... 7-291
Expansion clock data addition operation (S.DATE+)

Expansion clock data subtraction operation (S.DATE-) .......................................................................... 7-366 EXPD (Exponent operation on floating-point data (Double precision)) 7-294 Exponent operation on floating-point data (Double precision) (EXPD).............................................. 7-294
Exponent operation on floating-point data (Single precision) (EXP) ............................................... 7-291 Exponentiation operation on floating-point data (Single precision) (POW(P)) .............................. 7-283 Exponentiation operation on floating-point data (Single precision) (POWD(P)) ........................... 7-285 Extracting character string data from the left (LEFT) 7-232
Extracting character string data from the right (RIGHT) 7-232

## [F]

FCALL (Subroutine program output OFF calls) 7-116
FDEL (Deleting data from data tables).............. 7-157
FEND (End main routine program)...................... 5-51
FF (Bit device output reverse) .............................. 5-40
FIFR (Reading oldest data from data tables) .... 7-153
FIFW (Writing data to the data tables)............... 7-151
File register direct 1-byte write (ZRWRB).......... 7-393
File setting for comments (QCDSET)................ 7-342
FINS (Inserting data in data tables)................... 7-157
Fixed cycle pulse output (PLSY) ....................... 6-162
Floating decimal point data comparisons (Double precision) (ED=, ED<>, ED>, ED<=, ED<, ED>=)

6-8
Floating decimal point data comparisons (Single precision) ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ )................ 6-6
Floating decimal point to BCD (EMOD)............ 7-245
Floating-point data transfer (Double precision) (EDMOV)........................................................... 6-110
Floating-point data transfer (Single precision) (EMOV)
......................................................................... 6-108
Floating-point sign invertion (Double precision) (EDNEG) ............................................................ 6-97
Floating-point sign invertion (Single precision) (ENEG) . 6-96
FLT (Conversion from BIN 16-bit to floating decimal point (Single precision))...................................... 6-78
FLTD (Conversion from BIN 16-bit to floating decimal point (Double precision)) ..................................... 6-81
FMOV (16-bit data block transfers) ......... 6-120,6-122
FOR (FOR to NEXT) ......................................... 7-105
FOR to NEXT (FOR, NEXT).............................. 7-105
Forced end of FOR to NEXT instruction loop (BREAK)
........................................................................ 7-108

FROM (Reading from other CPU shared memory)
9-12
FROM (Reding 1-word data from intelligent function modules)........................................................... 7-160

From BCD format data to floating decimal point
(EREXP)

7-248

## [G]

GBIN (Conversion of Gray code to BIN 16-bit). ..... 6-92
GOEND (Jump to END) ..... 6-132
GRY (BIN 16-bit to Gray code) ..... 6-90
[H]
HABIN (Conversion from hexadecimal ASCII to BIN 16-bit). ..... 7-195
HEX (Conversion from ASCII to hexadecimal BIN)7-230
High speed retentive timer (OUTH ST). ..... 5-22
High speed timer (OUTH T) ..... 5-22
High-speed block transfer of file register (RBMOV)7-448
HOUR (Time data conversion) ..... 7-354
How to read instruction tables ..... 2-4
How to read instructions ..... 4-2
[I]
I/O refrech (RFS) ..... 6-141
I/O refresh instruction table. ..... 2-27
Identical 32-bit data block transfers (DFMOV(P)) ..... 6-122
IMASK (Interrupt program mask). ..... 6-133
INC (Incrementing 16-bit BIN) ..... 6-69
Increment
BIN 16-bit (INC). ..... 6-69
BIN 32-bit (DINC) ..... 6-71
Incrementing 16-bit BIN (INC) ..... 6-69
Incrementing 32-bit BIN (DINC). ..... 6-71
Index modification. ..... 3-12
Indirect address read (ADRSET) ..... 7-395
Indirect specification ..... 3-23
Inserting data in data tables (FINS) ..... 7-157
Insertion of character string (STRINS(P)) ..... 7-241
INSTR (Character string search) ...7-239,7-241, ..... 7-243
Instructions for data link ..... 2-59
INT (Floating decimal point data to BIN 16-bit (Single precision)). ..... 6-83
INTD (Floating decimal point data to BIN 16-bit
(Double precision)) ..... 6-86
Interrupt disable (DI) ..... 6-133
Interrupt enable (EI) ..... 6-133
Interrupt program mask (IMASK) ..... 6-133
INV (Operation results inversion). ..... 5-15
Inversion
Bit device output reverse (FF). ..... 5-40
Operation results inversion (INV) ..... 5-15
IRET (Recovery from interrupt programs) ..... 6-139
IX, IXEND (Index modification of entire ladder) ..... 7-144
IXDEV (Designation of modification values in indexmodification)7-148
IXSET (Designation of modification values in indexmodification)7-148
JMP (Pointer branch) ..... 6-129
Jump to END (GOEND) ..... 6-132
[K]
KEY (Numerical key input from keyboard) ..... 7-396
[L]
Ladder block parallel connections (ORB) ..... 5-10
Ladder block series connections (ANB) ..... 5-10
LD (\$=, \$<>, \$>, \$<=, \$<, \$>=) (Character string data
comparisons) ..... 6-11
LD (=, <>, >, <=, <, >=) (BIN 16-bit data comparisons)6-2
LD (A contact operation start) ..... 5-2
LD ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) (BIN 32-bit data comparisons) ..... 6-4
LD ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ) (Floationg decimal point data comparisons(Single precision)) ............ 6-6LD (ED=, ED, ED>, $\mathrm{ED}<=, \mathrm{ED}<, \mathrm{ED}>=$ ) (Floationgdecimal point data comparisons(Double precision))6-8
LDF (Pulse operation start / trailing edge)....... 5-5,5-7
LDI (B contact operation start). ..... 5-2
LDP (Pulse operation start / leading edge) ..... 5-5,5-7
LDPI, LDFI ..... 5-7
Leading edge output (PLS). ..... 5-37
LEDR (Error display and annunciator reset instruction) ..... 7-172
LEFT (Extracting character string data from the left) ..... 7-232
Left rotation of 16-bit data (ROL, RCL). ..... 7-38
Left rotation of 32-bit data (DROL, DRCL) ..... 7-44
LEN (Character string length detection) ..... 7-204
LIMIT (Upper and lower limit controls for BIN 16-bit) ..... 7-321
Link refresh instructions ..... 2-59
Linking character strings (\$+) ..... 6-65,6-67
Linking of random data (NUNI) ..... 7-81
Load (LD) ..... 5-2
Load + unload (PSWAPP) ..... 7-445
Load inverse (LDI) ..... 5-2
Load program from Memory Card (PLOADP) ... 7-440
LOG (Natural logarithm operation on floating-pointdata (Single precision))7-296,7-302
LOGD (Natural logarithm operation on floating-point
data (Double precision)) ..... 7-298
Logical operation instructions ..... 2-29
Logical product ..... 7-2
Logical products with 16-bit data (WAND) ..... 7-3
Logical products with 32-bit data (DAND) ..... 7-3
Logical sum ..... 7-2
Logical sums of 16-bit data (WOR) ..... 7-11
Logical sums of 32-bit data (DOR) ..... 7-11
Low speed retentive timer (OUTH ST) ..... 5-22
Low speed timer (OUT T) ..... 5-22
Master control instructions ..... 5-47
Matrix input (MTR) ..... 6-166
MAX (Maximum value search for 16-bit data) ..... 7-89
Maximum value search for 16-bit data (MAX) ..... 7-89
Maximum value search for 32-bit data (DMAX). ..... 7-89
MC (Setting the master control) ..... 5-47
MCR (Resetting the master control) ..... 5-47
MEAN(P) ..... 7-103
MEF (Pulse operation results / trailing edge) ..... 5-17
MEP (Pulse operation results / leading edge) ..... 5-17
MIDR (Random selection from character strings)
7-235
MIDW (Random replacement in character strings)7-235
MIN (Minimum value search for 16-bit data). ..... 7-92
Minimum value search for 16-bit data (MIN) ..... 7-92
Minimum value search for 32-bit data (DMIN) ..... 7-92
MOV (16-bit transfers) ..... 6-106
MPP (Operation results pop) ..... 5-12
MPS (Operation results push) ..... 5-12
MRD (Operation results read) ..... 5-12
MTR (Matrix input) ..... 6-166
Multiplication
BCD 4-digit (B*) ..... 6-42
BCD 8-digit (DB*) ..... 6-44
BIN 16-bit (*) ..... 6-30
BIN 32-bit (D*) ..... 6-32
Multiplication of floating decimal point (Double precision) (ED*) ..... 6-56
Multiplication of floating decimal point (Singleprecision) (E*) .................................................. 6-54
Multiplication and division of floating decimal point
(Double precision)(ED*, ED/) ..... 6-56
Multiplication and division of floating decimal point (Single precision)(E*, E/) ..... 6-54
[N]
Natural logarithm operation on floating-point data(Double precision) (LOGD)7-298
Natural logarithm operation on floating-point data
(Single precision) (LOG) ..... 7-296,7-302
n-bit shift to left of 16-bit data (SFL) ..... 7-46
n-bit shift to right of 16-bit data (SFR) ..... 7-46
n-bit shift to right or left of n-bit data (SFTBR(P), ..... 7-51SFTBL(P))
n-bit shift to right or left of n-word data (SFTWR(P),
SFTWL(P)) ..... 7-56
NEG (complement of 2 of BIN 16-bit data) ..... 6-94
Network refresh instruction (ZCOM) ..... 8-2
NEXT (FOR to NEXT) ..... 7-105
No operation (NOP, NOPLF, PAGE) ..... 5-57
NOP ..... 5-57
NOP (No operation) ..... 5-57
NOPLF (No operation page change) ..... 5-57
Number of steps ..... 3-34
Numerical key input (KEY) ..... 7-396
Numerical key input from keyboard (KEY) ..... 7-396
NUNI (Linking of random data) ..... 7-81
Operation errors ..... 3-27
Operation results inversion (INV) ..... 5-15
Operation results pop (MPP) ..... 5-12
Operation results push (MPS) ..... 5-12
Operation results read (MRD) ..... 5-12
Operation start (LD, LDI) ..... 5-2
OR (\$=, \$<>, \$>, \$<=, \$<, \$>=) (Character string data comparisons) ..... 6-11
OR (=, <>, >, <=, <, >=) (BIN 16-bit data comparisons)6-2
OR (A contact parallel connection) ..... 5-2
OR ( $D=, D<>, D>, D<=, D<, D>=$ ) (BIN 32-bit datacomparisons).......................................................... 6-4OR ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ) (Floationg decimalpoint data comparisons (Single precision)) ........... 6-6OR (ED=, ED<>, ED>, ED<=, ED<, ED>=) (Floationgdecimal point data comparisons (Double precision))6-8
Or inverse (ORI) ..... 5-2
ORB (Ladder block parallel connections) ..... 5-10
ORF (Pulse parallel connection / trailing edge)5-5,5-7
ORI (B contact parallel connection) ..... 5-2
ORP (Pulse parallel connection / leading edge)5-5,5-7
ORPI, ORFI ..... 5-8
Other convenient instructions ..... 2-6
Other instructions ..... 5-55
Application instructions ..... 2-29
Sequence instructions ..... 2-6
OUT
Annunciator output (OUT F) ..... 5-28
Counters (OUT C) ..... 5-26
High speed retentive timer (OUTH ST) ..... 5-22
High speed timer (OUTH T) ..... 5-22
Low speed retentive timer (OUT ST) ..... 5-22
Low speed timer (OUT T) ..... 5-22
Output (OUT) ..... 5-20
Out instructions (OUT). ..... 5-20
Output instruction table ..... 2-8
Output instructions (OUT) ..... 5-20
Output of sub-routine program OFF calls (FCALL) ..... 7-116
Output OFF calls between program files (EFCALL) ..... 7-125
Output reverse (FF) ..... 5-40
[P]
PAGE (No operation page change) ..... 5-57
Page change (NOPLF) ..... 5-57
Page change (PAGE n) ..... 5-57
Parallel connection (OR, ORI) ..... 5-2
Parallel connections (ORB) ..... 5-10
PCHK (Program low speed execution registeration instruction) ..... 7-384
PLF (Trailing edge output) ..... 5-37
PLOADP (Load program from Memory Card) ..... 7-440
PLOW (Program low speed execution registration)7-382
PLS (Leading edge output) ..... 5-37
PLSY (Fixed cycle pulse output) ..... 6-162
POFF (Program output OFF standby instruction) ..... 7-378
Pointer branching instruction (CJ, SCJ, JMP) ..... 6-129
Pop (MPP) ..... 5-12
PR (Print ASCII code instruction) ..... 7-166
PRC (Print comment instruction) ..... 7-169
Print ASCII code instruction (PR) ..... 7-166
Print comment instruction (PRC) ..... 7-169
Program branch instruction table ..... 2-27
Program control instructions ..... 2-56
Program execution control instruction table ..... 2-27
Program low speed execition registration instruction (PCHK) ..... 7-384
Program low speed execution registration (PLOW)7-382
Program output OFF standby instruction (POFF) ..... 7-378
Program scan execution registration instruction(PSCAN)............................................................ 7-380
Program standby instruction (PSTOP) ..... 7-377
PSCAN (Program scan execution registrationinstruction)7-380
PSTOP (Program standby instruction) ..... 7-377
PSWAPP (Load + unload) ..... 7-445
Pulse conversion
(DELTA) ..... 5-42
(EGF, EGP) ..... 5-18
(MEF, MEP) ..... 5-17
Pulse conversion of direct output (DELTA) ..... 5-42
Pulse density measurement (SPD). ..... 6-160
Pulse NOT operation start, pulse NOT seriesconnection, pulse NOT parallel connection LDPI,LDFI,ANDPI,ANDFI,ORPI,ORFI)5-7
Pulse operation results
Operation result conversions (MEF, MEP) ..... 5-17
Pulse conversions of edge relay operation results (EGF, EGP) ..... 5-18
Pulse operation start (LDF, LDP) ..... 5-5,5-7
Pulse parallel connection (ORF, ORP) ..... 5-5,5-7
Pulse series connection (ANDF, ANDP) ..... 5-5
Pulse width modulation (PWM) ..... 6-164
PUNLOADP (Unload program from program memory) ..... 7-443
Push (MPS) ..... 5-12
PWM (Pulse width modulation). ..... 6-164
[Q]
QCDSET (File setting for comments) ..... 7-342
QCPU dedicated instructions ..... 2-60
QDRSET(Setting files for file register use) ..... 7-339
R
RAD (Conversion from floating-point angle to radian (Single precision)). ..... 7-275
RADD (Conversion from floating-point angle to radian
(Double precision)) ..... 7-277
RAMP (Ramp signal) ..... 6-157
Ramp signal (RAMP) ..... 6-157
Random number generation (RND/SRND) ..... 7-304
Random selection from and replacement in character strings (MIDR) ..... 7-235
Random selection replacement in character strings (MIDW) .............................................................. 7-235RBMOV (High-speed block transfer of file register)7-448
RCL (Left rotation of 16-bit data) ..... 7-38
RCR (Right rotation of 16-bit data) ..... 7-35
Read (MRD) ..... 5-12
Read data from standard ROM (S.DEVLD). ..... 7-438
Reading 1-word data from intelligent function modules
(FROM). ..... 7-160
Reading 2-word data from intelligent function modules
(DFRO) ..... 7-160
Reading clock data (DATERD) ..... 7-344
Reading data from designated file (SP.FREAD) 7-424
Reading device comment data (COMRD) ..... 7-201
Reading expansion clock data (S.DATERD) ..... 7-366
Reading from other CPU shared memory (FROM)9-12
Reading module information (UNIRD) ..... 7-402
Reading newest data from data tables (FPOP)7-155
Reading oldest data from data tables (FIFR) ..... 7-153
Reading routing information (RTREAD) ..... 8-6
Real number data ..... 3-8
Recovery from interrupt programs (IRET) ..... 6-139
Refresh instruction (COM) ..... 7-134
Related programming manuals ..... 1-2
Resetting devices (RST). ..... 5-32,5-35
Resetting the annunciators (RST F) ..... 5-35
Resetting the master control (MCR) ..... 5-47
Resetting watchdog timer (WDT) ..... 7-386
RET (Return from sub-routine programs) ..... 7-115
Return from sub-routine programs (RET). ..... 7-115
Revercing
Bit device output reverse (FF) ..... 5-40
Floating-point sign invertion (Double precision)(EDNEG)........................................................... 6-97
Floating-point sign invertion (Single precision)
(ENEG). ..... 6-96
Operation results inversion (INV) ..... 5-15
RFS (I/O refresh) ..... 6-141
RIGHT (Extracting character string data from the right)7-232
Right rotation of 16-bit data (ROR, RCR) ..... 7-35
Right rotation of 32-bit data (DROR, DRCL) ..... 7-41
RND (Random number generation and series update)
7-304
ROL (Left rotation of 16-bit data) ..... 7-38
ROR (Right rotation of 16-bit data) ..... 7-35
Rotary table shortest direction control (ROTC) ..... 6-154
Rotation instructions ..... 2-32
SIND (SIN operation on floating-point data (Doubleprecision))........................................................ 7-252Single precision to Double precision conversion(ECON).............................................................. 6-102
SORT (BIN 16-bit data sort) ..... 7-95
SP.CONTSW (System switching instruction) ..... 11-2
SP.DEVST (Writing data to standard ROM) ..... 7-436
SP.FREAD (Reading data from designated file)7-424
SP.FWRITE (Writing data to designated file) ..... 7-413
SPD (Pulse density measurement) ..... 6-160
Special format failure checks (CHKST, CHK) ..... 7-175
Special function instructions ..... 2-46
Special timer (STMR) ..... 6-151
SQR (Square root operation for floating-point data
(Single precision)) ..... 7-287
SQRD (Square root operation for floating-point data
(Double precision)) ..... 7-289
Square root operation for floating-point data (Double
precision) (SQRD) ..... 7-289
Square root operation for floating-point data (Singleprecision) (SQR)............................................... 7-287SRND (Random number generation and series
updates). ..... 7-304
STMR (Special function timer) ..... 6-151
STOP (Sequence program stop) ..... 5-55
STR (Conversion from BIN 16-bit to character string) ..... 7-206
Structure creation instructions ..... 2-38
Subrotine program calls (CALL) ..... 7-110
Subroutine calls (XCALL) ..... 7-129
Subroutine calls between program files (ECALL) ..... 7-120
Subroutine program output OFF calls (FCALL) ..... 7-116
Subset processing ..... 3-25
Subtraction
BCD 4-digit subtraction (B-) ..... 6-34
BCD 8-digit subtraction (DB-) ..... 6-38
BIN 16-bit subtraction operations (-) ..... 6-22
BIN 32-bit subtraction operations (D-) ..... 6-26
Block subtraction (BK-) ..... 6-59,6-62
Subtraction of floating decimal point data (Double precision) (ED-) ..... 6-50,6-52
Subtraction of floating decimal point data (Singleprecision) (E-) .......................................... 6-46,6-48
SUM (16-bit data checks) ..... 7-69
SWAP (Upper and lower byte exchanges) ..... 6-128
Switching file register numbers (RSET) ..... 7-337
Switching instructions ..... 2-51
System Switching (SP.CONTSW) ..... 11-2
[T]

TAN (TAN operation on floating-point data (Single precision))........................................................... 7-258 TAN operation on floating-point data (Double precision)(TAND)................................................ 7-260 TAN operation on floating-point data (Single precision)(TAN) ................................................. 7-258
TAN ${ }^{-1}$ operation on floating-point data (Double precision)(ATAND)............................................ 7-273 TAN ${ }^{-1}$ operation on floating-point data (Single precision)(ATAN) ................................................ 7-271 TAND (TAN operation on floating-point data (Double precision))......................................................... 7-260
Teaching timer (TTMR) ..... 6-149
Termination instruction table. ..... 2-9
TEST (Bit tests) ..... 7-61
TIMCHK (Time check instruction) ..... 7-390
Time check instruction (TIMCHK). ..... 7-390
Time data conversion (HOUR) .. 7-354,7-356 ..... ,7-361
Time data conversion (SECOND) ..... 7-352
Timer (OUT T) ..... 5-22
Timing pulse generation (DUTY) ..... 7-388
TO (Writing 1-word data to intelligent function
modules) ..... 7-163
TRACE (Trace set) ..... 7-411
TRACER (Trace reset) ..... 7-411
TTMR (Teaching timer) ..... 6-149
Types of Instructions ..... 2-2
[U]
UDCNT1 (Counter 1-phase input up or down) .. 6-143
UDCNT2 (Counter 2-phase input up or down) .. 6-146
UNI (4-bit linking of 16-bit data) ..... 7-79
UNIRD (Reading module information) ..... 7-402
Unload program from program memory (PUNLOADP) 7-443
Up / Down counter
Count 1-phase input or dawn (UDCNT1) ..... 6-143
Count 2-phase input or down (UDCNT2) ..... 6-146
Upper and lower byte exchanges (SWAP) ..... 6-128
Upper and lower limit controls for BIN 32-bit (DLIMIT)7-321
[V]
VAL (Conversion from character string to BIN 16-bit) ..... 7-212
[W]
WAND (Logical products with 16-bit data) ..... 7-3
WDT (Resetting watchdog timer) ..... 7-386
WOR (Logical sums of 16-bit data). ..... 7-11
WORD (Conversion from BIN 32-bit to BIN 16-bit) ..... 6-89
Word data ..... 3-4
Word device bit designation ..... 3-3
Writing 1 -word data to intelligent function modules(TO)7-163
Writing 2-word data to intelligent function modules
(DTO). ..... 7-163
Writing clock data (DATEWR) ..... 7-346
Writing data to designated file (SP.FWRITE) ..... 7-413
Writing data to standard ROM (SP.DEVST) ..... 7-436
Writing data to the data tables (FIFW) ..... 7-151
Writing routing information (RTWRITE) ..... 8-8
Writing to the CPU shared memory of host CPU. ..... 9-2
S.TO ..... 9-4
TO ..... 9-7
WSUM (Calculation of totals for 16-bit data) ..... 7-99
WTOB (Data dissociation in byte units) ..... 7-85
WXNR (16-bit data exclusive NOR operation). ..... 7-27
WXNR (16-bit data non-exclusive logical ..... sum
operations) ..... 7-30
WXOR (16-bit exclusive OR operations) ..... 7-19,7-22
[X]
XCALL (Subroutine program call). ..... 7-129
XCH (32-bit data exchange) ..... 6-124
[Z]
ZCOM (Network refresh instruction) ..... 8-2
ZONE (Zone control for BIN 16-bit)7-327,7-330,7-334
Zone control for BIN 16-bit (ZONE)7-327,7-330,7-334
Zone control for BIN 32-bit data (DZONE) ..... 7-327,7-330,7-334
ZPOP (Batch recovery of index register) ..... 7-400
ZPUSH (Batch save of index register) ..... 7-400
ZRRDB (Direct 1-byte read from file register) ..... 7-391
ZRWRB (File register direct 1-byte write) ..... 7-393

## Warranty

Please confirm the following product warranty details before using this product.

## 1. Gratis Warranty Term and Gratis Warranty Range

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the sales representative or Mitsubishi Service Company.
However, if repairs are required onsite at domestic or overseas location, expenses to send an engineer will be solely at the customer's discretion. Mitsubishi shall not be held responsible for any re-commissioning, maintenance, or testing on-site that involves replacement of the failed module.
[Gratis Warranty Term]
The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place.
Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.
[Gratis Warranty Range]
(1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
(2) Even within the gratis warranty term, repairs shall be charged for in the following cases.

1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
2. Failure caused by unapproved modifications, etc., to the product by the user.
3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
6. Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
7. Any other failure found not to be the responsibility of Mitsubishi or that admitted not to be so by the user.

## 2. Onerous repair term after discontinuation of production

(1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued.
Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.
(2) Product supply (including repair parts) is not available after production is discontinued.

## 3. Overseas service

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

## 4. Exclusion of loss in opportunity and secondary loss from warranty liability

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation of damages caused by any cause found not to be the responsibility of Mitsubishi, loss in opportunity, lost profits incurred to the user by Failures of Mitsubishi products, special damages and secondary damages whether foreseeable or not, compensation for accidents, and compensation for damages to products other than Mitsubishi products, replacement by the user, maintenance of on-site equipment, start-up test run and other tasks.

## 5. Changes in product specifications

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

## 6. Product application

(1) In using the Mitsubishi MELSEC programmable controller, the usage conditions shall be that the application will not lead to a major accident even if any problem or fault should occur in the programmable controller device, and that backup and fail-safe functions are systematically provided outside of the device for any problem or fault.
(2) The Mitsubishi programmable controller has been designed and manufactured for applications in general industries, etc. Thus, applications in which the public could be affected such as in nuclear power plants and other power plants operated by respective power companies, and applications in which a special quality assurance system is required, such as for Railway companies or Public service purposes shall be excluded from the programmable controller applications.
In addition, applications in which human life or property that could be greatly affected, such as in aircraft, medical applications, incineration and fuel devices, manned transportation, equipment for recreation and amusement, and safety devices, shall also be excluded from the programmable controller range of applications.
However, in certain cases, some applications may be possible, providing the user consults their local Mitsubishi representative outlining the special requirements of the project, and providing that all parties concerned agree to the special circumstances, solely at the users discretion.

Microsoft, Windows, Windows NT are registered trademarks of Microsoft Corporation in the United States and other countries.
Pentium and Celeron are trademarks of Intel Corporation in the United States and other countries.
Ethernet is a trademark of Xerox Co., Ltd. in the United States.
CompactFlash is a trademark of SanDisk Corporation.
VxWorks, Tornado, WindPower, WindSh and WindView are registered trademarks of Wind River Systems, Inc.
Other company names and product names used in this document are trademarks or registered trademarks of respective owners.

## QCPU

Programming Manual
Common Instruction 1/2

| MODEL | QCPU-P-KY-E |
| :---: | :---: |
| MODEL <br> CODE | 13JW10 |
| SH(NA)-080809ENG(1/2)-C(0907)KWIX |  |

## MITSUBISHI

Mitsubishi Programmable Controller小约

## QCPU <br> Programming Manual

Common Instruction 2/2

## - SAFETY PRECAUTIONS

(Always read these cautions before using the product)

Before using this product, please read this manual and the related manuals introduced in this manual, and pay full attention to safety to handle the product correctly.

Please store this manual in a safe place and make it accessible when required. Always forward a copy of the manual to the end user.

## REVISIONS

*The manual number is given on the bottom left of the back cover.

| Print Date | *Manual Number | Revision |
| :---: | :---: | :---: |
| Dec., 2008 | SH (NA)-080809ENG-A | First edition |
| Mar., 2009 | SH (NA)-080809ENG-B | $\begin{array}{\|l\|} \hline \text { Partial corrections } \\ \text { Section 3.3, 3.8, 5.1.3, 6.1.7, 6.2.14, 7.3.3, 7.11.18, 7.11.19, 7.12.1.5,12.7, 7.12.11, 7.12.25, } \\ 7.12 .26,7.13 .4,7.13 .5,7.15 .7,7.15 .8 \end{array}$ |
| Jul., 2009 | SH (NA)-080809ENG-C | Revision because of function support by the Universal model QCPU having a <br> serial number "11043" or later <br> Partial corrections <br> Section 2.1, 2.5.6, 2.5.18, 2.5.20, 7.6.9, 7.12.7, 7.12.11, 12.1.3, 12.1.4, APPENDIX 1.2, 1.3, 1.4.2, 3, 5.1 <br> Additions <br> Section 2.5.16, 7.16, 7.18.10 <br> Modification <br> Section 2.5.21 $\rightarrow$ 2.5.22, Section 2.5.22 $\rightarrow$ 2.5.21, Section $9.13 \rightarrow$ 7.6.10, <br> Section $9.14 \rightarrow$ 7.6.1, Section $9.15 \rightarrow 7.16$, Section $9.15 .1 \rightarrow 7.16 .1$, Section $9.15 .2 \rightarrow 7.16 .2$, <br> Section 9.15.3 $\rightarrow$ 7.16.3, Section $9.1 \rightarrow 7.18 .9$, Section $9.2 \rightarrow 7.18 .11$, Section $9.3 \rightarrow 7.18 .12$, <br> Section $9.4 \rightarrow 7.18 .13$, Section $9.5 \rightarrow 7.18 .14$, Section $9.6 \rightarrow 7.18 .15$, Section $9.7 \rightarrow 7.18 .16$, <br> Section $9.8 \rightarrow$ 7.18.17, Section $9.9 \rightarrow 7.18 .18$, Section $9.10 \rightarrow 7.18 .19$, Section $9.11 \rightarrow 9.1$, <br> Section 9.11.1 $\rightarrow$ 9.1.1, Section 9.11.2 $\rightarrow$ 9.1.2, Section $9.12 \rightarrow 9.2$, Section 9.12.1 $\rightarrow$ 9.2.1, <br> Chapter $10 \rightarrow$ 11, Chapter $11 \rightarrow 10$ |
|  |  |  |

Japanese Manual Version SH-080804-B

> This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

## INTRODUCTION

This manual explains the common instructions required for programming of the QCPU.

- The common instructions refer to all instructions except those dedicated to special function modules (such as AJ71QC24 and AJ71PT32-S3) and to AD57 models, as well as PID control instructions, SFC instructions and ST instructions.

Before using this product, please read this manual and the relevant manuals carefully and develop familiarity with the functions and performance of the $Q$ series programmable controller to handle the product correctly.

## $\square$ Relevant CPU module

| CPU module | Model |
| :---: | :--- |
| Basic model QCPU | Q00JCPU, Q00CPU, Q01CPU |
| High Perfomance model QCPU | Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU |
| Process CPU | Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU |
| Universal model QCPU | Q12PRHCPU, Q25PRHCPU |
| Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, |  |
| Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, |  |
| Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, |  |
| Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, |  |
| Q20UDEHCPU |  |

SAFETY PRECAUTIONS ..... A - 1
REVISIONS ..... A-2
INTRODUCTION ..... A - 3
CONTENTS ..... A - 4
MANUALS ..... A - 14
Common Instructions $1 / 2$

1. GENERAL DESCRIPTION ..... 1-1 to 1-8
1.1 Related Programming Manuals ..... 1-2
1.2 Abbreviations and Generic Names ..... 1-5
2. INSTRUCTION TABLES ..... 2-1 to 2-62
2.1 Types of Instructions ..... 2-2
2.2 How to Read Instruction Tables ..... 2-4
2.3 Sequence Instructions ..... 2-6
2.3.1 Contact instructions ..... 2-6
2.3.2 Association instructions ..... 2-7
2.3.3 Output instructions. ..... 2-8
2.3.4 Shift instructions ..... 2-8
2.3.5 Master control instructions. ..... 2-9
2.3.6 Termination instructions ..... 2-9
2.3.7 Other instructions ..... 2-9
2.4 Basic instructions ..... 2-10
2.4.1 Comparison operation instructions ..... 2-10
2.4.2 Arithmetic operation instructions ..... 2-16
2.4.3 Data conversion instructions ..... 2-22
2.4.4 Data transfer instructions. ..... 2-24
2.4.5 Program branch instructions ..... 2-27
2.4.6 Program execution control instructions ..... 2-27
2.4.7 I/O refresh instructions ..... 2-27
2.4.8 Other convenient instructions ..... 2-28
2.5 Application Instructions ..... 2-29
2.5.1 Logical operation instructions ..... 2-29
2.5.2 Rotation instructions ..... 2-32
2.5.3 Shift instructions ..... 2-33
2.5.4 Bit processing instructions ..... 2-34
2.5.5 Data processing instructions ..... 2-35
2.5.6 Structure creation instructions ..... 2-38
2.5.7 Data table operation instructions ..... 2-40
2.5.8 Buffer memory access instructions ..... 2-41
2.5.9 Display instructions ..... 2-41
2.5.10 Debugging and failure diagnosis instructions ..... 2-42
2.5.11 Character string processing instructions ..... 2-43
2.5.12 Special function instructions ..... 2-46
2.5.13 Data control instructions ..... 2-49
2.5.14 Switching instructions ..... 2-51
2.5.15 Clock instructions ..... 2-52
2.5.16 Expansion clock instruction ..... 2-55
2.5.17 Program control instructions ..... 2-56
2.5.18 Other instructions ..... 2-57
2.5.19 Instructions for Data Link ..... 2-59
2.5.20 Multiple CPU dedicated instruction ..... 2-60
2.5.21 Multiple CPU high-speed transmission dedicated instruction ..... 2-60
2.5.22 Redundant system instructions (For Redundant CPU) ..... 2-61
3. CONFIGURATION OF INSTRUCTIONS ..... 3-1 to 3-48
3.1 Configuration of Instructions ..... 3-2
3.2 Designating Data ..... 3-3
3.2.1 Using bit data ..... 3-3
3.2.2 Using word (16 bits) data ..... 3-4
3.2.3 Using double word data ( 32 bits) ..... 3-6
3.2.4 Using real number data ..... 3-8
3.2.5 Using character string data ..... 3-11
3.3 Indexing ..... 3-12
3.4 Indirect Specification ..... 3-23
3.5 Reducing Instruction Processing Time ..... 3-25
3.5.1 Subset Processing ..... 3-25
3.5.2 Operation processing with standard device registers $(Z)$ (only Universal model QCPU) ..... 3-26
3.6 Cautions on Programming (Operation Errors) ..... 3-27
3.7 Conditions for Execution of Instructions ..... 3-33
3.8 Counting Step Number ..... 3-34
3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device ..... 3-39
3.10 Precautions for Use of File Registers ..... 3-44
4. HOW TO READ INSTRUCTIONS ..... 4-1 to 4-4
5. SEQUENCE INSTRUCTIONS ..... 5-1 to 5-60
5.1 Contact Instructions ..... 5-2
5.1.1 Operation start, series connection, parallel connection (LD,LDI,AND,ANI,OR,ORI) ..... 5-2
5.1.2 Pulse operation start, pulse series connection, pulse parallel connection (LDP,LDF,ANDP,ANDF,ORP,ORF) ..... 5-5
5.1.3 Pulse NOT operation start, pulse NOT series connection, pulse NOT parallel connection (LDPI,LDFI,ANDPI,ANDFI,ORPI,ORFI) ..... 5-7
5.2 Association Instructions ..... 5-10
5.2.1 Ladder block series connection and parallel connection (ANB,ORB) ..... 5-10
5.2.2 Operation results push,read,pop (MPS,MRD,MPP) ..... 5-12
5.2.3 Operation results inversion (INV) ..... 5-15
5.2.4 Operation result conversions (MEP,MEF) ..... 5-17
5.2.5 Pulse conversions of edge relay operation results (EGP,EGF) ..... 5-18
5.3 Output Instructions ..... 5-20
5.3.1 Out instruction (excluding timers, counters, and annunciators) (OUT) ..... 5-20
5.3.2 Timers (OUT T,OUTH T) ..... 5-22
5.3.3 Counter (OUT C) ..... 5-26
5.3.4 Annunciator output (OUT F) ..... 5-28
5.3.5 Setting devices (except for annunciators) (SET) ..... 5-30
5.3.6 Resetting devices (except for annunciators) (RST). ..... 5-32
5.3.7 Setting and resetting the annunciators (SET F,RST F) ..... 5-35
5.3.8 Leading edge and trailing edge outputs (PLS,PLF). ..... 5-37
5.3.9 Bit device output reverse (FF) ..... 5-40
5.3.10 Pulse conversions of direct outputs (DELTA(P)) ..... 5-42
5.4 Shift Instructions ..... 5-44
5.4.1 Bit device shifts (SFT(P)) ..... 5-44
5.5 Master Control Instructions ..... 5-47
5.5.1 Setting and resetting the master control (MC,MCR) ..... 5-47
5.6 Termination Instructions ..... 5-51
5.6.1 End main routine program (FEND) ..... 5-51
5.6.2 End sequence program (END) ..... 5-53
5.7 Other instructions ..... 5-55
5.7.1 Sequence program stop (STOP) ..... 5-55
5.7.2 No operations (NOP,NOPLF,PAGE n) ..... 5-57
6. BASIC INSTRUCTIONS ..... 6-1 to 6-168
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 BIN 16-bit data comparisons (=,<>,>,<=,<,>=) ..... 6-2
6.1.2 BIN 32-bit data comparisons ( $D=, D<>, D>, D<=, D<, D>=$ ) ..... 6-4
6.1.3 Floating decimal point data comparisons (Single precision) ( $E=, E<>, E>, E<=, E<, E>=$ ). ..... 6-6
6.1.4 Floating decimal point data comparisons (Double precision) ( $E D=, E D<>, E D>, E D<=, E D<, E D>=$ ) ..... 6-8
6.1.5 Character string data comparisons ( $\$=, \$<>, \$>, \$<=, \$<, \$>=$ ) ..... 6-11
6.1.6 BIN block data comparisons (BKCMP $\square$,BKCMP $\square \mathrm{P}$ ) ..... 6-15
6.1.7 BIN 32-bit block data comparisons (DBKCMP $\square$,DBKCMP $\square \mathrm{P}$ ) ..... 6-18
6.2 Arithmetic Operation Instructions ..... 6-22
6.2.1 BIN 16-bit addition and subtraction operations (+(P),-(P)) ..... 6-22
6.2.2 BIN 32-bit addition and subtraction operations (D+(P),D-(P)) ..... 6-26
6.2.3 BIN 16-bit multiplication and division operations (* $(P), /(P))$ ..... 6-30
6.2.4 BIN 32-bit multiplication and division operations ( $\left.D^{*}(P), D /(P)\right)$ ..... 6-32
6.2.5 $\quad B C D$ 4-digit addition and subtraction operations ( $\mathrm{B}+(\mathrm{P}), \mathrm{B}-(\mathrm{P})$ ) ..... 6-34
6.2.6 BCD 8-digit addition and subtraction operations (DB+(P),DB-(P)) ..... 6-38
6.2.7 BCD 4-digit multiplication and division operations $\left(B^{*}(P), B /(P)\right)$ ..... 6-42
6.2.8 BCD 8-digit multiplication and division operations ( $\mathrm{DB}^{*}(\mathrm{P}), \mathrm{DB} /(\mathrm{P})$ ) ..... 6-44
6.2.9 Addition and subtraction of floating decimal point data (Single precision) ( $\mathrm{E}+(\mathrm{P}), \mathrm{E}-(\mathrm{P}))$ ..... 6-46
6.2.10 Addition and subtraction of floating decimal point data (Double precision) (ED+(P),ED-(P)) ..... 6-50
6.2.11 Multiplication and division of floating decimal point data (Single precision) ( $\mathrm{E}^{*}(\mathrm{P}), \mathrm{E} /(\mathrm{P})$ ) ..... 6-54
6.2.12 Multiplication and division of floating decimal point data (Double precision) (ED*(P),ED/(P)) ..... 6-56
6.2.13 Block addition and subtraction ( $\mathrm{BK}+(\mathrm{P}$ ), $\mathrm{BK}-(\mathrm{P})$ ) ..... 6-59
6.2.14 BIN 32-bit data block addition and subtraction operations (DBK+(P),DBK-(P)) ..... 6-62
6.2.15 Linking character strings (\$+(P)) ..... 6-65
6.2.16 Incrementing and decrementing 16-bit BIN data (INC(P),DEC(P)) ..... 6-69
6.2.17 Incrementing and decrementing 32-bit BIN data (DINC(P),DDEC(P)) ..... 6-71
6.3 Data conversion instructions ..... 6-73
6.3.1 Conversion from BIN data to 4-digit and 8-digit BCD (BCD(P),DBCD(P)) ..... 6-73
6.3.2 Conversion from BCD 4-digit and 8-digit data to BIN data (BIN(P),DBIN(P)) ..... 6-75
6.3.3 Conversion from BIN 16 and 32-bit data to floating decimal point (Single precision) (FLT(P),DFLT(P)) ..... 6-78
6.3.4 Conversion from BIN 16 and 32-bit data to floating decimal point (Double precision) (FLTD (P),DFLTD(P)) ..... 6-81
6.3.5 Conversion from floating decimal point data to BIN16- and 32-bit data (Single precision) (INT(P),DINT(P)) ..... 6-83
6.3.6 Conversion from floating decimal point data to BIN16- and 32-bit data (Double precision) (INTD(P),DINTD(P)) ..... 6-86
6.3.7 Conversion from BIN 16-bit to BIN 32-bit data (DBL(P)) ..... 6-88
6.3.8 Conversion from BIN 32-bit to BIN 16-bit data (WORD(P)) ..... 6-89
6.3.9 Conversion from BIN 16 and 32-bit data to Gray code (GRY(P),DGRY(P)) ..... 6-90
6.3.10 Conversion of Gray code to BIN 16 and 32-bit data (GBIN(P),DGBIN(P)). ..... 6-92
6.3.11 Complement of 2 of BIN 16- and 32-bit data (sign reversal) (NEG(P),DNEG(P)). ..... 6-94
6.3.12 Floating-point sign invertion (Single precision) (ENEG(P)) ..... 6-96
6.3.13 Floating-point sign invertion (Double precision) (EDNEG(P)) ..... 6-97
6.3.14 Conversion from block BIN 16-bit data to BCD 4-digit data (BKBCD (P)) ..... 6-98
6.3.15 Conversion from block BCD 4-digit data to block BIN 16-bit data (BKBIN(P)) ..... 6-100
6.3.16 Single precision to Double precision conversion (ECON(P)) ..... 6-102
6.3.17 Double precision to Single precision conversion (EDCON(P)) ..... 6-104
6.4 Data Transfer Instructions ..... 6-106
6.4.1 16-bit and 32-bit data transfers (MOV(P),DMOV(P)). ..... 6-106
6.4.2 Floating-point data transfer (Single precision) (EMOV(P)) ..... 6-108
6.4.3 Floating-point data transfer (Double precision) (EDMOV(P)) ..... 6-110
6.4.4 Character string transfers (\$MOV(P)) ..... 6-112
6.4.5 16-bit and 32-bit negation transfers (CML(P), DCML(P)) ..... 6-114
6.4.6 Block 16-bit data transfers (BMOV(P)) ..... 6-117
6.4.7 Identical 16-bit data block transfers (FMOV(P)) ..... 6-120
6.4.8 Identical 32-bit data block transfers (DFMOV(P)). ..... 6-122
6.4.9 16-bit and 32-bit data exchanges ( $\mathrm{XCH}(\mathrm{P}), \mathrm{DXCH}(\mathrm{P}))$ ..... 6-124
6.4.10 Block 16-bit data exchanges (BXCH(P)) ..... 6-126
6.4.11 Upper and lower byte exchanges (SWAP(P)) ..... 6-128
6.5 Program Branch Instructions ..... 6-129
6.5.1 Pointer branch instructions (CJ,SCJ,JMP) ..... 6-129
6.5.2 Jump to END (GOEND) ..... 6-132
6.6 Program Execution Control Instructions ..... 6-133
6.6.1 Interrupt disable/enable instructions, interrupt program mask (DI,EI,IMASK) ..... 6-133
6.6.2 Recovery from interrupt programs (IRET) ..... 6-139
6.7 I/O Refresh Instructions ..... 6-141
6.7.1 I/O refresh (RFS(P)) ..... 6-141
6.8 Other Convenient Instructions ..... 6-143
6.8.1 Counter 1-phase input up or down (UDCNT1) ..... 6-143
6.8.2 Counter 2-phase input up or down (UDCNT2) ..... 6-146
6.8.3 Teaching timer (TTMR) ..... 6-149
6.8.4 Special function timer (STMR) ..... 6-151
6.8.5 Rotary table shortest direction control (ROTC) ..... 6-154
6.8.6 Ramp signal (RAMP) ..... 6-157
6.8.7 Pulse density measurement (SPD) ..... 6-160
6.8.8 Fixed cycle pulse output (PLSY) ..... 6-162
6.8.9 Pulse width modulation (PWM) ..... 6-164
6.8.10 Matrix input (MTR) ..... 6-166
7. APPLICATION INSTRUCTIONS ..... 7-1 to 7-452
7.1 Logical operation instructions ..... 7-2
7.1.1 Logical products with 16-bit and 32-bit data (WAND(P),DAND(P)) ..... 7-3
7.1.2 Block logical products (BKAND(P)) ..... 7-9
7.1.3 Logical sums of 16-bit and 32-bit data (WOR(P),DOR(P)). ..... 7-11
7.1.4 Block logical sum operations (BKOR(P)). ..... 7-17
7.1.5 16-bit and 32-bit exclusive OR operations (WXOR(P),DXOR(P)) ..... 7-19
7.1.6 Block exclusive OR operations (BKXOR(P)) ..... 7-25
7.1.7 16-bit and 32-bit data exclusive NOR operations (WXNR(P),DXNR(P)) ..... 7-27
7.1.8 Block exclusive NOR operations (BKXNR(P)). ..... 7-33
7.2 Rotation instruction ..... 7-35
7.2.1 Right rotation of 16-bit data (ROR(P),RCR(P)) ..... 7-35
7.2.2 Left rotation of 16-bit data (ROL(P),RCL(P)) ..... 7-38
7.2.3 Right rotation of 32-bit data (DROR(P), $\operatorname{DRCR}(P)$ ) ..... 7-41
7.2.4 Left rotation of 32-bit data (DROL(P),DRCL(P)). ..... 7-44
7.3 Shift instruction ..... 7-46
7.3.1 $n$-bit shift to right or left of 16-bit data (SFR(P),SFL(P)) ..... 7-46
7.3.2 1-bit shift to right or left of $n$-bit data (BSFR(P),BSFL(P)) ..... 7-49
7.3.3 $n$-bit shift to right or left of $n$-bit data (SFTBR(P),SFTBL(P)) ..... 7-51
7.3.4 $\quad$ 1-word shift to right or left of n-word data (DSFR(P),DSFL(P)) ..... 7-54
7.3.5 $n$-bit shift to right or left of n-word data (SFTWR(P),SFTWL(P)) ..... 7-56
7.4 Bit processing instructions ..... 7-59
7.4.1 Bit set and reset for word devices (BSET(P),BRST(P)) ..... 7-59
7.4.2 Bit tests (TEST(P),DTEST(P)) ..... 7-61
7.4.3 Batch reset of bit devices (BKRST(P)) ..... 7-64
7.5 Data processing instructions ..... 7-66
7.5.1 16-bit and 32-bit data searches (SER(P), DSER $(P)$ ). ..... 7-66
7.5.2 16-bit and 32-bit data checks (SUM(P),DSUM(P)). ..... 7-69
7.5.3 Decoding from 8 to 256 bits (DECO(P)) ..... 7-71
7.5.4 Encoding from 256 to 8 bits (ENCO(P)) ..... 7-73
7.5.5 $\quad$ 7-segment decode (SEG(P)) ..... 7-75
7.5.6 4-bit dissociation of 16-bit data (DIS(P)). ..... 7-77
7.5.7 4-bit linking of 16-bit data (UNI(P)) ..... 7-79
7.5.8 Dissociation or linking of random data (NDIS(P),NUNI(P)) ..... 7-81
7.5.9 Data dissociation and linking in byte units (WTOB(P),BTOW(P)) ..... 7-85
7.5.10 Maximum value search for 16- and 32-bit data (MAX $(P), D M A X(P))$. ..... 7-89
7.5.11 Minimum value search for 16- and 32-bit data (MIN(P),DMIN(P)) ..... 7-92
7.5.12 BIN 16 and 32 bits data sort operations (SORT,DSORT) ..... 7-95
7.5.13 Calculation of totals for 16-bit data (WSUM(P)) ..... 7-99
7.5.14 Calculation of totals for 32-bit data (DWSUM(P)) ..... 7-101
7.5.15 Calculation of averages for 16 -bit or 32-bit data (MEAN(P),DMEAN(P)) ..... 7-103
7.6 Structure creation instructions ..... 7-105
7.6.1 FOR to NEXT instruction loop (FOR,NEXT) ..... 7-105
7.6.2 Forced end of FOR to NEXT instruction loop (BREAK(P)). ..... 7-108
7.6.3 Subroutine program calls (CALL(P)) ..... 7-110
7.6.4 Return from subroutine programs (RET) ..... 7-115
7.6.5 Subroutine program output OFF calls (FCALL(P)) ..... 7-116
7.6.6 Subroutine calls between program files (ECALL(P)) ..... 7-120
7.6.7 Subroutine output OFF calls between program files (EFCALL(P)) ..... 7-125
7.6.8 Subroutine program call (XCALL) ..... 7-129
7.6.9 Refresh instruction (COM). ..... 7-134
7.6.10 Select Refresh Instruction (COM) ..... 7-137
7.6.11 Select Refresh Instruction (CCOM) ..... 7-141
7.6.12 Index modification of entire ladder (IX,IXEND) ..... 7-144
7.6.13 Designation of modification values in index modification of entire ladders (IXDEV,IXSET) ..... 7-148
7.7 Data Table Operation Instructions ..... 7-151
7.7.1 Writing data to the data table (FIFW(P)). ..... 7-151
7.7.2 Reading oldest data from tables (FIFR(P)). ..... 7-153
7.7.3 Reading newest data from data tables (FPOP(P)) ..... 7-155
7.7.4 Deleting and inserting data from and in data tables (FDEL(P),FINS(P)). ..... 7-157
7.8 Buffer memory access instruction ..... 7-160
7.8.1 Reading 1-/2-word data from the intelligent function module (FROM(P),DFRO(P)) ..... 7-160
7.8.2 Writing 1-/2-word data to intelligent function module (TO(P),DTO(P)) ..... 7-163
7.9 Display instructions ..... 7-166
7.9.1 Print ASCII code instruction (PR) ..... 7-166
7.9.2 Print comment instruction (PRC) ..... 7-169
7.9.3 Error display and annunciator reset instruction (LEDR) ..... 7-172
7.10 Debugging and failure diagnosis instructions ..... 7-175
7.10.1 Special format failure checks (CHKST,CHK) ..... 7-175
7.10.2 Changing check format of CHK instruction (CHKCIR,CHKEND) ..... 7-179
7.11 Character string processing instructions ..... 7-183
7.11.1 Conversion from BIN 16-bit or 32-bit to decimal ASCII (BINDA(P),DBINDA(P)) ..... 7-183
7.11.2 Conversion from BIN 16-bit or 32-bit data to hexadecimal ASCII (BINHA(P),DBINHA(P)) ..... 7-186
7.11.3 Conversion from BCD 4-digit and 8-digit to decimal ASCII data (BCDDA(P),DBCDDA(P)) ..... 7-189
7.11.4 Conversion from decimal ASCII to BIN 16-bit and 32-bit data (DABIN(P),DDABIN(P)) ..... 7-192
7.11.5 Conversion from hexadecimal ASCII to BIN 16-bit and 32-bit data (HABIN(P),DHABIN(P)) ..... 7-195
7.11.6 Conversion from decimal ASCII to BCD 4-digit or 8-digit data ( $\mathrm{DABCD}(\mathrm{P}), \mathrm{DDABCD}(\mathrm{P})$ ) ..... 7-198
7.11.7 Reading device comment data (COMRD(P)) ..... 7-201
7.11.8 Character string length detection (LEN(P)) ..... 7-204
7.11.9 Conversion from BIN 16-bit or 32-bit to character string (STR(P),DSTR(P)) ..... 7-206
7.11.10 Conversion from character string to BIN 16-bit or 32-bit data (VAL(P),DVAL(P)). ..... 7-212
7.11.11 Conversion from floating decimal point to character string data (ESTR(P)) ..... 7-217
7.11.12 Conversion from character string to floating decimal point data (EVAL(P)) ..... 7-224
7.11.13 Conversion from hexadecimal BIN to ASCII (ASC(P)) ..... 7-228
7.11.14 Conversion from ASCII to hexadecimal BIN (HEX(P)) ..... 7-230
7.11.15 Extracting character string data from the right or left (RIGHT(P),LEFT(P)) ..... 7-232
7.11.16 Random selection from and replacement in character strings (MIDR(P),MIDW(P)) ..... 7-235
7.11.17 Character string search (INSTR(P)) ..... 7-239
7.11.18 Insertion of character string (STRINS(P)) ..... 7-241
7.11.19 Deletion of character string (STRDEL(P)) ..... 7-243
7.11.20 Floating decimal point to $\operatorname{BCD}(E M O D(P))$ ..... 7-245
7.11.21 From BCD format data to floating decimal point (EREXP(P)) ..... 7-248
7.12 Special function instructions ..... 7-250
7.12.1 SIN operation on floating-point data (Single precision) (SIN(P)) ..... 7-250
7.12.2 SIN operation on floating-point data (Double precision) (SIND(P)) ..... 7-252
7.12.3 COS operation on floating-point data (Single precision) (COS(P)) ..... 7-254
7.12.4 COS operation on floating-point data (Double precision) (COSD (P)) ..... 7-256
7.12.5 TAN operation on floating-point data (Single precision) (TAN(P)). ..... 7-258
7.12.6 TAN operation on floating-point data (Double precision) (TAND(P)) ..... 7-260
7.12.7 $\mathrm{SIN}^{-1}$ operation on floating point data (Single precision) (ASIN(P)) ..... 7-262
7.12.8 $\mathrm{SIN}^{-1}$ operation on floating-point data (Double precision) (ASIND(P)) ..... 7-265
7.12.9 $\mathrm{COS}^{-1}$ operation on floating-point data (Single precision) (ACOS(P)) ..... 7-267
7.12.10 $\mathrm{COS}^{-1}$ operation on floating-point data (Double precision) (ACOSD(P)) ..... 7-269
7.12.11 TAN $^{-1}$ operation on floating-point data (Single precision) (ATAN(P)) ..... 7-271
7.12.12 TAN $^{-1}$ operation on floating-point data (Double precision) (ATAND(P)) ..... 7-273
7.12.13 Conversion from floating-point angle to radian (Single precision) (RAD(P)) ..... 7-275
7.12.14 Conversion from floating-point angle to radian (Double precision) (RADD(P)) ..... 7-277
7.12.15 Conversion from floating-point radian to angle (Single precision) (DEG(P)) ..... 7-279
7.12.16 Conversion from floating-point radian to angle (Double precision) (DEGD(P)) ..... 7-281
7.12.17 Exponentiation operation on floating-point data (Single precision) (POW(P)) ..... 7-283
7.12.18 Exponentiation operation on floating-point data (Single precision) (POWD(P)) ..... 7-285
7.12.19 Square root operation for floating-point data (Single precision) (SQR(P)) ..... 7-287
7.12.20 Square root operation for floating-point data (Double precision) (SQRD(P)) ..... 7-289
7.12.21 Exponent operation on floating-point data (Single precision) (EXP(P)) ..... 7-291
7.12.22 Exponent operation on floating-point data (Double precision) (EXPD(P)) ..... 7-294
7.12.23 Natural logarithm operation on floating-point data (Single precision) (LOG(P)) ..... 7-296
7.12.24 Natural logarithm operation on floating-point data (Double precision) (LOGD(P)) ..... 7-298
7.12.25 Common logarithm operation on floating-point data (Single precision) (LOG10(P)) ..... 7-300
7.12.26 Common logarithm operation on floating-point data (Double precision) (LOG10D(P)) ..... 7-302
7.12.27 Random number generation and series updates (RND(P),SRND(P)) ..... 7-304
7.12.28 BCD 4-digit and 8-digit square roots (BSQR(P),BDSQR(P)) ..... 7-306
7.12.29 BCD type SIN operation (BSIN(P)) ..... 7-309
7.12.30 BCD type COS operations (BCOS(P)) ..... 7-311
7.12.31 BCD type TAN operation (BTAN(P)) ..... 7-313
7.12.32 BCD type $\mathrm{SIN}^{-1}$ operations (BASIN(P)) ..... 7-315
7.12.33 BCD type COS $^{-1}$ operation (BACOS(P)) ..... 7-317
7.12.34 BCD type TAN ${ }^{-1}$ operations (BATAN(P)) ..... 7-319
7.13 Data Control Instructions ..... 7-321
7.13.1 Upper and lower limit controls for BIN 16-bit and BIN 32-bit data (LIMIT(P),DLIMIT(P)) ..... 7-321
7.13.2 BIN 16-bit and 32-bit dead band controls (BAND(P),DBAND(P)) ..... 7-324
7.13.3 Zone control for BIN 16-bit and BIN 32-bit data (ZONE(P),DZONE(P)) ..... 7-327
7.13.4 Scaling (Point-by-point coordinate data) (SCL(P),DSCL(P)). ..... 7-330
7.13.5 Scaling (Point-by-point coordinate data) (SCL2(P),DSCL2(P)) ..... 7-334
7.14 File register switching instructions ..... 7-337
7.14.1 Switching file register numbers (RSET(P)) ..... 7-337
7.14.2 Setting files for file register use (QDRSET(P)) ..... 7-339
7.14.3 File setting for comments (QCDSET(P)) ..... 7-342
7.15 Clock instructions ..... 7-344
7.15.1 Reading clock data (DATERD(P)) ..... 7-344
7.15.2 Writing clock data (DATEWR(P)) ..... 7-346
7.15.3 Clock data addition operation (DATE $+(\mathrm{P})$ ) ..... 7-348
7.15.4 Clock data subtraction operation (DATE-(P)) ..... 7-350
7.15.5 Time data conversion (from Hour/Minute/Second to Second) (SECOND(P)) ..... 7-352
7.15.6 Time data conversion (from Second to Hour/Minute/Second ) (HOUR(P)) ..... 7-354
7.15.7 Date comparison (DT=,DT<>,DT>,DT<=,DT<,DT>=) ..... 7-356
7.15.8 Clock comparison (TM=,TM<>,TM>,TM<=,TM<,TM>=). ..... 7-361
7.16 Expansion Clock Instructions ..... 7-366
7.16.1 Reading expansion clock data (S(P).DATERD) ..... 7-366
7.16.2 Expansion clock data addition operation (S(P).DATE+). ..... 7-369
7.16.3 Expansion clock data subtraction operation (S(P).DATE-) ..... 7-372
7.17 Program control instructions ..... 7-375
7.17.1 Program standby instruction (PSTOP(P)) ..... 7-377
7.17.2 Program output OFF standby instruction (POFF(P)) ..... 7-378
7.17.3 Program scan execution registration instruction (PSCAN(P)) ..... 7-380
7.17.4 Program low speed execution registration instruction (PLOW(P)) ..... 7-382
7.17.5 Program execution status check instruction (PCHK) ..... 7-384
7.18 Other instructions ..... 7-386
7.18.1 Resetting watchdog timer (WDT(P)) ..... 7-386
7.18.2 Timing pulse generation (DUTY) ..... 7-388
7.18.3 Time check instruction (TIMCHK) ..... 7-390
7.18.4 Direct 1-byte read from file register (ZRRDB(P)) ..... 7-391
7.18.5 File register direct 1-byte write (ZRWRB(P)) ..... 7-393
7.18.6 Indirect address read operations (ADRSET(P)) ..... 7-395
7.18.7 Numerical key input from keyboard (KEY) ..... 7-396
7.18.8 Batch save or recovery of index register (ZPUSH(P),ZPOP(P)) ..... 7-400
7.18.9 Reading Module Information (UNIRD(P)) ..... 7-402
7.18.10 Reading module model name(TYPERD(P)) ..... 7-406
7.18.11 Trace Set/Reset (TRACE,TRACER) ..... 7-411
7.18.12 Writing Data to Designated File (SP.FWRITE) ..... 7-413
7.18.13 Reading Data from Designated File (SP.FREAD) ..... 7-424
7.18.14 Writing Data to Standard ROM (SP.DEVST). ..... 7-436
7.18.15 Read Data from Standard ROM (S(P).DEVLD). ..... 7-438
7.18.16 Load Program from Memory Card (PLOADP) ..... 7-440
7.18.17 Unload Program from Program Memory (PUNLOADP) ..... 7-443
7.18.18 Load + Unload (PSWAPP) ..... 7-445
7.18.19 High-speed Block Transfer of File Register (RBMOV(P)) ..... 7-448
Common Instructions 2/2
8. INSTRUCTIONS FOR DATA LINK ..... 8-1 to 8-10
8.1 Network refresh instructions ..... 8-2
8.1.1 Refresh instruction for the designated module $(S(P) / J(P) / G(P) . Z C O M)$ ..... 8-2
8.2 Reading/Writing Routing Information ..... 8-6
8.2.1 Reading routing information (S(P)/Z(P).RTREAD) ..... 8-6
8.2.2 Registering routing information ( $S(P) / Z(P)$.RTWRITE). ..... 8-8
9. Multiple CPU dedicated instruction ..... 9-1 to 9-18
9.1 Writing to the CPU Shared Memory of Host CPU ..... 9-2
9.1.1 Write to Host CPU Shared Memory (S(P).TO) ..... 9-4
9.1.2 Writing to host station CPU shared memory (TO(P), DTO(P)) ..... 9-7
9.2 Reading from the CPU Shared Memory of another CPU ..... 9-11
9.2.1 Reading from Other CPU Shared Memory (FROM(P), DFRO(P)) ..... 9-12
10. QCPU INSTRUCTIONS ..... 10-1 to 10-20
10.1 Overview ..... 10-2
10.2 Writing Devices to Another CPU (D(P).DDWR) ..... 10-13
10.3 Reading Devices from Another CPU (D(P).DDRD) ..... 10-17
11. QCPU INSTRUCTIONS ..... 11-1 to 11-4
11.1 System Switching Instruction (SP.CONTSW) ..... 11-2
12. ERROR CODES ..... 12-1 to 12-84
12.1 Error Code List ..... 12-2
12.1.1 Error codes ..... 12-3
12.1.2 Reading an error code ..... 12-3
12.1.3 Error code list (1000 to 1999) ..... 12-4
12.1.4 Error code list (2000 to 2999) ..... 12-16
12.1.5 Error code list (3000 to 3999) ..... 12-34
12.1.6 Error code list (4000 to 4999) ..... 12-51
12.1.7 Error code list ( 5000 to 5999) ..... 12-66
12.1.8 Error code list (6000 to 6999) ..... 12-68
12.1.9 Error code list (7000 to 10000) ..... 12-78
12.2 Canceling of Errors ..... 12-83
APPENDICES App - 1 to App - 198
Appendix 1 OPERATION PROCESSING TIME ..... App - 2
Appendix 1.1 Definition ..... App - 2
Appendix 1.2 Operation Processing Time of Basic Model QCPU ..... App - 3
Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/ Redundant CPU ..... App - 21
Appendix 1.4 Operation Processing Time of Universal Model QCPU ..... App - 50
Appendix 1.4.1 Subset instruction processing time. ..... App - 50
Appendix 1.4.2 Processing time of instructions other than subset instruction ..... App - 66
Appendix 2 CPU PERFORMANCE COMPARISON ..... App - 114
Appendix 2.1 Comparison of $Q$ with AnNCPU, AnACPU, and AnUCPU ..... App - 114
Appendix 2.1.1 Usable devices ..... App - 114
Appendix 2.1.2 I/O control mode ..... App - 115
Appendix 2.1.3 Data that can be used by instructions ..... App - 115
Appendix 2.1.4 Timer comparison. ..... App - 116
Appendix 2.1.5 Comparison of counters ..... App - 117
Appendix 2.1.6 Comparison of display instructions. ..... App - 117
Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU) ..... App - 118
Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions ..... App - 119
Appendix 3 SPECIAL RELAY LIST ..... App - 120
Appendix 4 SPECIAL REGISTER LIST ..... App - 146
Appendix 5 APPLICATION PROGRAM EXAMPLES ..... App - 198
Appendix 5.1 Concept of Programs which Perform Operations of $X^{n}, \sqrt[n]{X}$ ..... App - 198
INDEXIndex - 1 to Index-12

## MANUALS

To understand the main specifications, functions, and usage of the CPU module, refer to the basic manuals.
Read other manuals as well when using a different type of CPU module and its functions.
Order each manual as needed, referring to the following list.

The numbers in the "CPU module" and the respective modules are as follows.

| Nunber | CPU module |
| :---: | :--- |
| 1$)$ | Basic model QCPU |
| 2$)$ | High Perfomance model QCPU |
| 3$)$ | Process CPU |
| 4$)$ | Redundant CPU |
| 5$)$ | Universal model QCPU |

O:Basic manual, ©:Other CPU module manuals

| Manual name < Manual number (model code) > | Description | CPU module |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1) | 2) | 3) | 4) | 5) |
| ■User's manual |  |  |  |  |  |  |
| QCPU User's Manual <br> (Hardware design, Maintenance and Inspection) < SH-080483ENG (13JR73) > | Specifications of the hardware (CPU modules, power supply modules, base units, extension cables, and memory cards), system maintenance and inspection, troubleshooting, and error codes | - | - | $\bigcirc$ | $\bigcirc$ | - |
| QnUCPU User's Manual <br> (Function Explanation, Program Fundamentals) < SH-080807ENG (13JZ27) > | Functions, methods, and devices for programming |  |  |  |  | $\bigcirc$ |
| Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080808ENG (13JZ28) > | Functions, methods, and devices for programming | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ |  |
| QnUCPU User's Manual (Communication via Built-in Ethernet Port) < SH-080811ENG (13JZ29) > | Functions for the communication via built-in Ethernet port of the CPU module |  |  |  |  | $\bigcirc$ |

-Programming Manual

| QCPU Programming Manual (Common Instructions) < SH-080809ENG (13JW10) > | How to use sequence instructions, basic instructions, and application instructions | - | - | - | $\bigcirc$ | $\bigcirc$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| QCPU (Q Mode)/QnACPU Programming Manual $\text { (SFC) } \quad<\text { SH-08004 }(13 \mathrm{JF} 60)>$ | System configuration, performance specifications, functions, programming, debugging, and error codes for SFC (MELSAP3) programs | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| QCPU (Q Mode) Programming Manual (MELSAP-L) < SH-080072 (13JC03) > | Programming methods, specifications, and functions for SFC (MELSAP-L) programs | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { QCPU (Q Mode) Programming Manual } \\ & \begin{array}{l} \text { (Structured Text) } \\ \qquad \quad<\text { SH-080366E }(13 \mathrm{JF} 68)> \end{array} \end{aligned}$ | Programming methods using structured languages | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \hline \text { QCPU (Q Mode) / QnACPU Programming Manual } \\ & \text { (PID Control Instructions) } \\ & \end{aligned}$ | Dedicated instructions for PID control | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { QnPH/QnPRHCPU Programming Manual } \\ & \text { (Process Control Instructions) } \\ & \qquad<\text { SH-080316E (13JF59) }> \end{aligned}$ | Describes the dedicated instructions for performing process control. |  |  | $\bigcirc$ | $\bigcirc$ |  |


| Manual name < Manual number (model code) > | Description |
| :---: | :---: |
| CC-Link IE Controller Network Reference Manual < SH-080668ENG (13JV16) > | Specifications, procedures and settings before system operation, parameter setting, programming, and troubleshooting of the CC-Link IE controller network module |
| Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network) < SH-080049 (13JF92) > | Explains the specifications for a MELSECNET/H network system for PLC to PLC network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting. |
| Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network) < SH-080124 (13JF96) > | Explains the specifications for a MELSECNET/H network system for remote I/O network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting. |
| Type MELSECNET, MELSECNET/B Data Link System Reference Manual $<\text { IB-66530 (13JF70) > }$ | Describes the general concept, specifications, and part names and settings for MELSECNET (II) and MELSECNET/B. |
| Q Corresponding Ethernet Interface Module User's Manual (Application) < SH-080010 (13JF70) > | Describes various functions of the Ethernet module: e-mail function, PLC CPU status monitoring, communication via MELSECNET/H or MELSECNET/10 network system, communication using data link instructions, file transfer (using FTP) and other functions. |

MEMO
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

## - INSTRUCTIONS FOR DATA LINK

| Category | Processing Details | Reference <br> section |
| :--- | :--- | :---: |
| Network refresh instructions | Refreshes the specified network module. | Section 8.1 |
| Routing information | Reading the data specified by routing parameters. | Section 8.2.1 |
| read/write instructions | Writing routing data to the area specified by routing parameters. | Section 8.2.2 |

Remark
In this chapter, instruction names are abbreviated as follows if not specified particularly.
-S(P)/J(P)/G(P).ZCOM $\rightarrow$ ZCOM •S(P)/Z(P).RTWRITE $\rightarrow$ RTWRITE

- $S(P) / Z(P) \cdot R T R E A D \rightarrow$ RTREAD


### 8.1 Network refresh instructions

### 8.1.1 Refresh instruction for the designated module (S(P)/J(P)/G(P).ZCOM)



Jn : Network No. of host station (BIN 16 bits)
Un: Head I/O number of host station network module (BIN 16 bits)


The ZCOM instruction is used to perform refresh at any timing during execution of a sequence program.
The targets of refresh performed by the ZCOM instruction are indicated below.

- Refresh of CC-Link IE controller network (when refresh parameters are set)
- Refresh of MELSECNET/H (when refresh parameters are set)
- Auto refresh of CC-Link (when refresh device is set)
- Auto refresh of intelligent function module (when auto refresh is set)


## Function

(1) When the ZCOM instruction is executed, the CPU module temporarily suspends processing of the sequence program and conducts refresh processing of the network modules designated by Jn/Un.

(2) The ZCOM instruction does not perform the following processing.
(a) Communication processing between CPU module and programming tool
(b) Monitor processing of other station
(c) Read processing of buffer memory of other intelligent function module by serial communication module.
(d) Low-speed cyclic data transmission of MELSECNET/H
(3) PLC to PLC network* ${ }^{*}$
(a) When the scan time for the sequence program of host station is longer than the scan time for the other station, the ZCOM instruction is used to ensure the data reception from the other station.
(1) Example of data communications when the ZCOM instruction is not used

(2) Example of data communications when the ZCOM instruction is used


For details of the transmission delay time on the PLC to PLC network ${ }^{* 1}$, refer to the manual below:

- CC-Link IE Controller Network Reference Manual
- Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network)
(b) When the link scan time is longer than the sequence program scan time, data communications will not be faster even if the ZCOM instruction is used.

*1: Controller network in CC-Link IE controller network.
(4) Remote I/O network

The link refresh of the remote master station is performed by the "END processing" of the CPU module.
Since link scan is performed at completion of link refresh, link scan 'synchronizes' with the program of the CPU module.
When the ZCOM instruction is used at the remote master station, link refresh is performed at the point of ZCOM instruction execution, and link scan is performed at completion of link refresh.
Hence, use of the ZCOM instruction at the remote master station speeds up send/receive processing to/from the remote I/O station.
(1) When the ZCOM instruction is not used

(2) When the ZCOM instruction is used


For details of the transmission delay time on the remote I/O network, refer to the manual below:

- Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network)
(5) The ZCOM instruction can be used as many times as desired in sequence programs. However, note that each execution of a refresh operation will lengthen the sequence program scan time by the amount of time required for the refresh operation.
(6) Designating "Un" in the argument enables the target designation of the intelligent function as well as the network modules.
In this case, the auto refresh is performed for the buffer memory of the intelligent function modules. (It replaces the FROM/TO instructions.)
(7) Only with the universal model QCPU, interruption of processing is enabled during the execution of the ZCOM instruction. However, when refresh data are used in an interrupted program, the data can split.


## POINT

1. The ZCOM instruction cannot be used in a fixed cycle execution type program or interrupt program.
2. The Redundant CPU has restrictions on use of the ZCOM instruction.

Refer to the manual below for details.

- QnPRHCPU User's Manual (Redundant System)


## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- When the specified network number is not connected to the host station
(Error code: 4102)
- When the module specified with the head I/O number is not a network module or link module (Except Universal model QCPU)
(Error code: 2111)
- When the module specified with the head I/O number is not a network module or link module (Only Universal model QCPU)
(Error code: 4102)


## ©POINT

To conduct only communication with peripheral device, use the COM instruction (refer to Section 7.6.9, 9.1).

## $\triangle$ Program Example

(1) The following program conducts a link refresh for the network module of network No. 6 while XO is ON .
[Ladder Mode]

[List Mode]

(2) The following program conducts a link refresh for the network module mounted to the position whose head I/O number is a X/Y30 to $\mathrm{X} / \mathrm{Y} 4 \mathrm{~F}$ while X 0 is ON .
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 6 | $\mathrm{ZCOM}$ |  |

### 8.2 Reading/Writing Routing Information

### 8.2.1 Reading routing information $(S(P) / Z(P) . R T R E A D)$


$\mathrm{n} \quad:$ Transfer destination network No. (1 to 239) (BIN 16 bits)
(D) : Head number of the devices that stores the read data (Device name)

| Setting <br> Data | Internal Devices |  | R, ZR | 」:ne: |  |  | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## Function

(1) Reads data from transfer destination network number specified by $n$, using routing information set by the routing parameters, and stores it into the area starting from (D).
(2) If no data for the transfer destination network number specified by n is set at the routing parameters, stores 0 into the area starting from (D).
(3) The contents of the data stored in the area starting from (D) is as indicated below.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- When data specified by n is other than 1 to 239.
(Error code: 4100)
- The device specified by (D) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\triangle$ Program Example

(1) The following program reads the routing information for the network number specified by D0 when XO is turned ON .
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 8 | $\begin{aligned} & \text { LD } \\ & \text { SRTREAD } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \text { XO } \\ & \text { DO } \end{aligned}$ | D1 |

[Operation] [Content of routing parameter setting]

| D0 | 1 | Transfer destination network number | Relay network number | Relay station number |
| :---: | :---: | :---: | :---: | :---: |
| D1 | 10 | 1 | 10 | 3 |
| D2 | 3 | 2 | 10 | 2 |
| D3 | Dummy | 3 | 10 | 1 |

### 8.2.2 Registering routing information (S(P)/Z(P).RTWRITE)


n : Transfer destination network No. (1 to 239) (BIN 16 bits)
(S) : Head number of the devices where the data to be written is stored (Device name)

| Setting Data | Internal Devices |  | R, ZR | J...: |  | U:IG:.... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (S) | - | $\bigcirc$ |  |  |  | - |  | - | - |

## Function

(1) Registers routing data of (s) or later in the area for the transfer destination network number specified by n in the routing parameters.
(2) The following shows the contents of data to be set at (s) or later.

(3) If data for the transfer destination network number specified by n is set in the routing parameters, it is used to update the data in the area starting from (s).
(4) If all data in (s) or later (ⓢ +0 to (s) +2 ) is 0 , the data for the transfer destination network number specified by n is deleted from the routing parameters.

## OO Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

- When data specified by n is other than 1 to 239.
(Error code: 4100)
- When the data of (s) or later exceeds each setting ranges.
(Error code: 4100)
- When the total number of routing information registered in the routing parameter of the network parameters and routing information registered with the RTWRITE instruction exceeds 64.
(Error code: 4100)
- The device specified by (s) exceeds the range of the corresponding device. (For the Universal model QCPU only.)
(Error code: 4101)


## $\square$ Program Example

(1) The following program writes the routing information specified by D1 to D3 to the network module of the network number specified by D0 when X0 is turned ON.
[Ladder Mode]

[List Mode]

[Operation] [Content of routing parameter setting]

| D0 | 1 | Transfer destination network number | Relay network number | Relay station number |
| :---: | :---: | :---: | :---: | :---: |
| D1 | 20 | 1 | 20 | 1 |
| D2 | 1 | 2 | 10 | 2 |
| D3 | Dummy | 3 | 10 | 1 |

MEMO

| Category | Processing Details | Reference <br> section |
| :--- | :--- | :--- |
| Writing to the CPU shared <br> memory of host CPU | Writes device data of the host CPU to the CPU shared <br> memory of the host CPU module. | Section 9.1 |
| Reading from the CPU shared <br> memory of another CPU | Reads device data from the CPU shared memory of another <br> CPU module to the host CPU. | Section 9.2 |

### 9.1 Writing to the CPU Shared Memory of Host CPU

The S.TO or TO instruction is used to write to the CPU shared memory of the host station in the multiple CPU system.

The following table indicates the usability of the S.TO and TO instructions.

| CPU Module Type Name | S.TO Instruction | TO Instruction |  |
| :--- | :--- | :---: | :---: |
| Basic model QCPU | Q00CPU, Q01CPU | Usable | Usable |
| High Performance model QCPU | Q02CPU, Q02HCPU, <br> Q06HCPU, Q12HCPU, <br> Q25HCPU | Usable | Unusable |
| Process CPU | Q02PHCPU, Q06PHCPU, <br> Q12PHCPU, Q25PHCPU | Usable | Unusable |
| Redundant CPU | Q12PRHCPU, Q25PRHCPU | Unusable | Unusable |
| Universal model QCPU | Q00UCPU, Q01UCPU, <br> Q02UCPU, Q03UDCPU, <br> Q04UDHCPU, Q06UDHCPU, <br> Q10UDHCPU, Q13UDHCPU, <br> Q20UDHCPU, Q26UDHCPU, |  |  |

(1) Operation of S.TO instruction

The S.TO instruction can write data to the CPU shared memory of the host CPU module. The following figure shows the processing performed when the S.TO instruction is executed in CPU No. 1.

(2) Operation of the TO instruction

The TO instruction can write device memory data to the following memories.

- CPU shared memory of host CPU module
- Buffer memory of intelligent function module

The following figure shows the processing performed when the TO instruction is executed in CPU No. 1.


## XPOINT

Both of the S.TO and TO instructions can be used for the Basic model QCPU (Q00CPU or Q01CPU) and Universal model QCPU to write data to the CPU shared memory. However, use of the TO instruction is recommended, since use of S.TO instruction reduces the number of steps and processing time.

## Remark

Refer to Section 7.8 .2 when writing to the buffer memory of the intelligent function module by the TO instruction.

### 9.1.1 Write to Host CPU Shared Memory (S(P).TO)



Basic model QCPU:The first 5 digits of serial No is "04122" or higher. Hight performance modele QCPU:Function version B or later.

n 1 : Head I/O number of the host CPU (BIN 16 bits)
n 2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
-Basic model QCPU: 0 to 511
-High Performance model QCPU, Process CPU, Universal model QCPU: 0 to 4095
n3 : Head number of the devices where data to be written is stored (BIN 16 bits)
n 4 : Number of data blocks to be written (BIN 16 bits)
-Basic model QCPU: 1 to 320
-High Performance model QCPU, Process CPU: 1 to 256
-Universal model QCPU: 1 to 2048
(D) : Device of the host CPU which is turned ON for one scan by the completion of writing (bits)

| Setting Data | Internal Devices |  | R, ZR | J..al |  | U...lgat... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| n2 | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| n3 | - | $\bigcirc$ |  |  |  | - |  | - | - |
| n4 | - | $\bigcirc$ |  |  |  | - |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ |  | - | - |

## Function

(1) Writes device data of words n 3 to n 4 to the CPU shared memory address specified by n 2 of the host CPU module or later address.

When writing is completed, the completion bit specified by (D) turns ON.

Host CPU

(a) CPU shared memory address of the Basic model QCPU

CPU shared memory address

(b) CPU shared memory address of the High Performance model QCPU, Process CPU and Universal model QCPU*4

CPU shared memory address

*3 : Usable as a user free area when auto refresh setting is not made. In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.
*4 : Data cannot be written to the multiple CPU high speed transmission area of the Universal model QCPU with the $S(P)$.TO instruction.
(2) When the number of write points is 0 , no processing is performed and the completion device does not turn ON, either.
(3) The S.TO instruction can be executed once to one scan for each CPU.

When execution condition is established at two or more places at the same time, the S.TO instruction executed later is not processed since handshake is established automatically.
(4) The number of data that can be written varies depending on the target CPU module.

| CPU module | Number of Write Points |
| :--- | :---: |
| Basic model QCPU | 1 to 320 |
| High Performance model QCPU Process CPU | 1 to 256 |
| Universal model QCPU | 1 to 2048 |

## POINT

Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## O Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.
(1) When the specified data is outside the following range
(Error code: 4101)

- When the number of write points ( n 4 ) is outside the specified range of the setting data.
- When the head of the CPU shared memory address ( n 2 ) of the write destination host CPU exceeds the CPU shared memory address range
- When the CPU shared memory address (n2) + the number of write points ( n 4 ) of the write destination host CPU exceeds the CPU shared memory address range
- When the head number of the devices (n3) where the data to be written is stored + the number of write points ( n 4 ) exceeds the device range
(2) When the host CPU operation information area, system area or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination
(High Performance model QCPU, Process CPU)
(Error code: 4101)
(Basic model QCPU, Universal model QCPU)
(Error code: 4111)
(3) When the head I/O number (n1) of the host CPU is other than that of the host CPU (High Performance model QCPU, Process CPU) (Error code: 2107) (Basic model QCPU, Universal model QCPU)
(Error code: 4112)
(4) No CPU module is installed at the position specified by the head I/O number of the CPU module.
(Error code: 2110)
(5) When the head I/O number ( n 1 ) of the host CPU is other than $3 \mathrm{E} 0 \mathrm{H} / 3 \mathrm{E} 1 \mathrm{H} / 3 \mathrm{E} 2 \mathrm{H} / 3 \mathrm{E} 3 \mathrm{H}$
(Error code: 4100)
(6) When the specified instruction is improper
(Error code: 4002)
(7) When the specified number of devices is wrong
(Error code: 4003)
(8) When the unusable device is specified
(Error code: 4004)


## Program Example

(1) The following program stores 10 points of data from D0 into address $800_{H}$ of the CPU shared memory of CPU No. 1 when X0 is turned ON.

## [Ladder Mode]

| 0 | HEO | H800 | DO | K10 | M0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 |  |  |  |  | [END |

[List Mode]


The n 1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3 E 00 | 3 E 10 | 3 E 20 | 3 E 30 |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

### 9.1.2 Writing to host station CPU shared memory (TO(P), DTO(P))



Q00CPU/Q01CPU whose first 5 digits of the serial No. is " 04122 " or higher

n 1 : Head I/O number of the host CPU (BIN 16 bits)

- Basic model QCPU : 3EOH
- Universal model QCPU: 3EOH to 3E3H
n 2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
- Basic model QCPU : 192 to 511
- Universal model QCPU: 2048 to 4095,10000 to $24335 * 2$
(S) : Data to be written or head number of the devices where the data to be written is stored (BIN 16 bits)
n3 : Number of data blocks to be written (BIN 16 bits)
- Basic model QCPU : TO(P): 1 to 320, DTP(P) : 1 to 160
- Universal model QCPU: TO(P): 1 to $14336 * 2$, DTP(P) : 1 to $7168^{* 2}$

| Setting Data | Internal Devices |  | R, ZR | J血: |  | U)!G\% | Zn | Constants K, H | Other U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ |
| n2 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (s) | $\bigcirc$ |  |  | - |  |  |  | $\bigcirc$ | - |
| n3 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

he setting range varies depending on the auto refresh setting range of the multiple CPU high speed transmission function.

When a constant is specified to (s), writes the same data (value specified to (s) to the area of n3 words from the specified CPU shared memory.

(a) CPU shared memory addresses of the Basic model QCPU

(b) CPU shared memory address of the Universal model QCPU*3

*2 : Usable as a user free area when auto refresh setting is not made.
In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.
*3 : With Q02UCPU, data can not be written to the multiple CPU high speed transmission area.
(2) No processing is performed when the number of write points is 0.
(3) The number of write data varies depending on the target CPU module.

| CPU module | Number of Write Points |
| :--- | :---: |
| Basic model QCPU | 1 to 320 |
| Universal model QCPU | 1 to 14336 |

## DTO

(1) Writes device data of words (s) to $(n 3 \times 2)$ to the CPU shared memory address specified by n2 of the host CPU module or later address.

Host CPU


When a constant is specified to (s), writes the same data (value specified to (s) to the area of ( $n 3 \times 2$ ) words from the specified CPU shared memory.

(2) No processing is performed when the number of write points is 0.
(3) The number of data that can be written varies depending on the target CPU module.

| CPU mode | Number of Write Points |
| :--- | :---: |
| Basic model QCPU | 1 to 160 |
| Universal model QCPU | 1 to 7168 |

## XPOINT

Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## O Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.
(1) When the specified data is outside the following range
(Error code: 4101)

- When the number of write points (n3) is outside the specified range of the setting data.
- When the CPU shared memory address (n2) of the write destination host CPU + the number of write points ( n 3 ) exceeds the CPU shared memory range
- When the head number of the devices that stores the data to be written () + the number of write points (n3) exceeds the device range
- When the head of CPU shared memory address (n2) of the write destination host CPU is outside the write permitted area.
(2) When the head of CPU shared memory address ( n 2 ) of the write destination host CPU is an invalid value.
(Error code: 4111)
(3) When the I/O number specified in ( n 1 ) is other than that of the host CPU (Exclude the case when the multiple CPU high speed transmisson area of other CPU is used.)
(Error code: 4112)
(4) No CPU module is installed at the position specified by the head I/O number of the CPU module.
(Error code: 2110)


## $\square$ Program Example

(1) The following program stores 10 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 1 when X0 is turned ON.
[Ladder Mode]

[List Mode]

(2) The following program stores 20 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 4 when XO is turned ON.
[Ladder Mode]

[List Mode]


## Remark

The n 1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3E00 | 3E10 | $3 E 20$ | $3 E 30$ |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

### 9.2 Reading from the CPU Shared Memory of another CPU

The FROM $(P) / D F R O(P)$ instruction of Multiple CPU system can be read from the following memories.

- Buffer memory of intelligent function module
- CPU shared memory of other CPU module
- CPU shared memory of host CPU module (applicable for the Basic model QCPU and Universal model QCPU)

The following figure shows the processing performed when the FROM $(P)$ instruction is executed in CPU No. 1.


## Remark

Refer to Section 7.8 .1 for reading the buffer memory of the intelligent function module with the FROM/DFRO instruction.

### 9.2.1 Reading from Other CPU Shared Memory (FROM(P), DFRO(P))

Basic
Basic model QCPU:The first 5 digits of serial No is " 04122 " or higher.
High performance model QCPU:Function version B or later.
(1) When Basic model QCPU, Universal model QCPU is used

n 1 : Head I/O number of the reading target CPU module (BIN 16 bits)

- Basic model QCPU : 3E0H to 3 E 2 H
- Universal model QCPU: 3EOH to 3E3H
n2 : Head address of data to be read (BIN 16 bits)
- Basic model QCPU : 0 to 512
- Universal model QCPU: 0 to 4095, 10000 to $24335^{* 3}$
(D) : Head number of the devices where the read data is stored (BIN 16 bits)
n3 : Number of read data (BIN 16 bits)
- Basic model QCPU : FROM(P): 1 to 512, DFRO(P) : 1 to 256
- Universal model QCPU: $\operatorname{FROM}(\mathrm{P}): 1$ to $14336{ }^{* 3}$, $\mathrm{DRRO}(\mathrm{P}): 1$ to $7168^{* 3}$

| Setting Data | Internal Devices |  | R, ZR |  |  | U...ic:..: | Zn | Constants K, H | Other <br> U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ |
| n2 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n3 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*3: The setting range varies depending on the auto refresh setting range of the multiple CPU high speed communication function.

## 3 Function

## FROM

(1) Reads the data of $n 3$ words from the CPU shared memory address designated by $n 2$ of the CPU module designated by n 1 , and stores that data into the area starting from the device designated by (D).

(a) CPU shared memory address of the Basic model QCPU

| CPU shared memory address |  |  |
| :---: | :---: | :---: |
| $\begin{array}{r} 0(0 \mathrm{H}) \\ 96(60 \mathrm{H}) \end{array}$ | Host CPU operation information area |  |
|  | System area |  |
| 192(COH) | Host CPU refresh area ** | Read designation permitted area |
|  | User free area |  |
| 511(1FFH) |  |  |

(b) CPU shared memory address of the Universal model QCPU*5

*4 : Usable as a user free area when auto refresh setting is not made.
When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.
*5 : With Q02UCPU, data can not be written to the multiple CPU high speed transmission area.
(2) When 0 is specified in n 3 as the number of data to be read, no processing is performed.
(3) The number of data to be read changes depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| Basic model QCPU | 1 to 512 |
| Universal model QCPU | 1 to 14336 |

## DFRO

(1) Reads the data of ( $n 3 \times 2$ ) words from the CPU shared memory address designated by $n 2$ of the CPU module designated by n 1 , and stores that data into the area starting from the device designated by (D).

(2) When 0 is specified in n 3 as the number of data to be read, no processing is performed.
(3) The number of data to be read changes depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| Basic model QCPU | 1 to 256 |
| Universal model QCPU | 1 to 7168 |

## ®POINT

Read of data from the CPU shared memory can also be performed using the intelligent function module devices.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## O Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.
(1) When the specified data is outside the following range.
(Error code: 4101)

- The head of the CPU shared memory address ( n 2 ) which performs reading is outside the CPU shared memory range.
- The address of the CPU shared memory ( n 2 ) which performs reading plus the number of read points ( n 3 ) is outside the CPU shared memory range.
- The read data storage device number (D) plus the number of read points (n3) is outside the specified device range.
(2) The CPU module does not exist in the position specified by the CPU module head I/O number.
(Error code: 2110)
(3) When the head of the CPU shared memory address ( n 2 ) which performs reading is an invalid value. (4097 to 9999)
(Error code: 4101)


## $\boxed{5}$ Program Example

(1) The following program stores 10 points of data from address COH of the CPU shared memory of CPU No. 2 into the area starting from D0 when X0 is turned ON.
[Ladder Mode]

[List Mode]

(2) The following program stores 20 points of data from address 10000 of the CPU shared memory of CPU No. 4 into the area starting from D0 when X0 is turned ON. [Ladder Mode]
[List Mode]


Remark
The n 1 is specified by the first 3 digits of the hexadecimal 4digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3 E 00 | 3 E 10 | 3 E 20 | 3 E 30 |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

The QCPU provides automatic interlocks for the FROM and TO instructions.
(2) When High Performance model QCPU, Process CPU is used

n 1 : Head I/O number of the reading target CPU module (BIN 16 bits)
n 2 : Head address of data to be read (BIN 16 bits)
(D) : Head number of the devices where the read data is stored (BIN 16 bits)
n3 : Number of read data (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..n: |  | U | Zn | Constants K, H | Other U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ |
| n2 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n3 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Reads the data of $n 3$ words from the CPU shared memory address designated by $n 2$ of the CPU module designated by n1, and stores that data into the area starting from the device designated by (D).


CPU shared memory address of the High Performance model QCPU and Process CPU

*1 : Usable as a user free area when auto refresh setting is not made.
When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.
(2) When 0 is specified in n 3 as the number of data to be read, no processing is performed.
(3) The number of data to be read changes depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| High Performance model QCPU <br> Process CPU | 1 to 4096 |

Read of data from the CPU shared memory can also be performed using the intelligent function module devices.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## O Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.
(1) When the specified data is outside the following range.
(Error code: 4101)

- The head address of the CPU shared memory (n2) from which read will be performed is outside the CPU shared memory range.
- The address of the CPU shared memory ( n 2 ) from which data is read plus the number of read points ( n 3 ) is outside the CPU shared memory range.
- The read data storage device number (D) plus the number of read points (n3) is outside the specified device range.
(2) The CPU module does not exist in the position specified by the CPU module head I/O number.
(Error code: 2110)
(3) When the head of read CPU shared memory address ( n 2 ) is an invalid value.
(4097 to 9999)
(Error code: 4101)


## $\square$ Program Example

(1) The following program stores data of 10 points from address 800 H of the CPU shared memory of CPU No. 2. into the area starting from D0 when X0 is turned ON.
[Ladder Mode]

[List Mode]


## Remark

The n 1 is specified by the first 3 digits of the hexadecimal 4digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3 E 00 | 3 E 10 | 3 E 20 | 3 E 30 |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

The QCPU provides automatic interlocks for the FROM and TO instructions.

MEMO

## QCPU INSTRUCTIONS

| Category | Processing Details | Reference <br> section |
| :--- | :--- | :--- |
| Write instruction to another CPU | Writes devices to another CPU. | Section 10.2 |
| Read instruction from another <br> CPU | Reads devices from another CPU. | Section 10.3 |

### 10.1 Overview

The multiple CPU high-speed transmission dedicated instruction directs the Universal model QCPU to write/read device data to/from the Universal model QCPU in another CPU.

The following shows an operation when CPU No. 1 writes device data to CPU No. 2 with the multiple CPU high-speed transmission dedicated instruction.


## XPOINT

The multiple CPU high-speed transmission dedicated instruction in either host CPU or another CPU (target CPU module of instruction) is available only for the following CPU modules.

- Q03UDCPU, Q04UDHCPU, Q06UDHCPU

The first five digits of serial numeber is 10012 or higer.

- Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU
- QnUDE (H) CPU
(1) Parameter setting and system configuration to execute the multiple CPU high-speed transmission dedicated instruction

The multiple CPU high-speed transmission dedicated instruction can be executed in the following parameter setting and system configuration.

- CPU No. 1 uses QnUD(H)CPU or QnUDE(H)CPU.
- The multiple CPU high speed main base unit (Q3 $\square \mathrm{DB}$ ) is used.
- "Use multiple CPU high speed transmission" is selected in the Multiple CPU settings screen of PLC parameter.
(2) Writable/readable devices
(a) Writable/readable device names

The following table shows the devices that can be written to/read from the Univesal model QCPU in another CPU with the multiple CPU high-speed transmission dedicated instruction.

| Category | Type | Device name | Setting of target device | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Internal user device | Bit device | X, Y, M, L, B, F, SB | $\triangle$ | Requirements for the setting <br> - Digits are specified by 16 bits (4 digits). <br> - The start bit device is multiples of 16(10H). |
|  | Word device | T, ST, C, D, W, SW | $\bigcirc$ | - |
| Internal system device | Bit device | SM | $\triangle$ | Requirements for the setting <br> - Digits are specified by 16 bits (4 digits). <br> - The start bit device is multiples of 16(10H). |
|  | Word device | SD | $\bigcirc$ | - |
| File register | Word device | R, ZR | $\bigcirc$ | - |

$\bigcirc$ :Settable $\triangle$ :Settable with conditions

## ®POINT

SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the $D(P)$.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.
(3) Specification method of a device and writable/readable device range

There are two methods for specifying a device in another CPU: device specification and string specification. They differ in writable/readable device range to another CPU.
(a) Device specification

The device specification is a method to directly specify a device in another CPU to be written/read.

Program for device specification with the DP.DDWR instruction


Directly specifies "D200", a device in another CPU to be written.
In the device specification, data can be written/read within the device range of host CPU. For example, when data register in host CPU is 12 k points and data register in another CPU is 16 k points, data can be written/read by 12 k points from the start of the data register in another CPU.

Writable/readable device range in device specification

(b) String specification

The string specification is a method to specify a device in another CPU to be written/ read by character string.

Program for string specification with the DP.DDWR instruction


In the string specification, data can be written to/read from all device ranges of another CPU.
For example, when data register in host CPU is 12 k points and data register in another CPU is 16 k points, data can be written/read by 16 k points from the start of the data register in another CPU.

Writable/readable device range in string specification


## Remark

The following explains precautions for string specification.

- The number of characters that can be specified is 32 .
- Whether " 0 " is appended at the start of the device number or not, the devices are processed as the same.
- For example, both "D1" and "D0001" are processed as "D1".
- Whether a device is specified by upper case character or lower-case character, they are processed as the same.
- For example, both "D1" and "d1" are processed as "D1".
- If a device not existing in another CPU is specified by a character string, the instruction will be completed abnormally.
(4) Managing the multiple CPU high speed transmission area
(a) The multiple CPU high speed transmission area is managed by blocks in units of 16 words.
The following table shows the number of blocks that can be used in each CPU and the number of blocks used in the instruction.

| C Number of CPU modules | System area ${ }^{* 1}$ |  |
| :---: | :---: | :---: |
|  | 1k points | 2k points |
| 2 | 46 | 110 |
| 3 | 22 | 54 |
| 4 | 14 | 35 |

*1: For setting of the system area, refer to the QCPU User's Manual (Multiple CPU System).
(b) The following shows configuration of the multiple CPU high speed transmission area when the multiple CPU system is configured with three CPU modules and the system area size is 1 k word.

(5) The number of blocks used for the instruction

The number of blocks used for the instruction depends on the number of write points. The following table shows the number of blocks used for the instruction.

| Number of write/read points specified by <br> the instruction | $\mathrm{D}(\mathrm{P})$. DDWR instruction | D(P).DDRD instruction |
| :---: | :---: | :---: |
| 1 to 4 | 1 |  |
| 5 to 20 | 2 |  |
| 21 to 36 | 3 |  |
| 37 to 52 | 4 | 1 |
| 53 to 68 | 5 |  |
| 69 to 84 | 6 |  |
| 85 to 100 | 7 |  |

(6) The multiple CPU high-speed transmission dedicated instructions that can be executed concurrently
For the Universal model QCPU, the multiple CPU high-speed transmission dedicated instructions can be concurrently executed within the range satisfying the following formula.
$\left[\begin{array}{l}\text { The number of blocks that } \\ \text { can be used in each CPU }\end{array}\right] \geqq\left[\begin{array}{l}\text { Total number of blocks used for the } \\ \text { instructions concurrently executed }\end{array}\right]$

When the number of blocks used for the multiple CPU high-speed transmission dedicated instructions exceeds the total number of blocks in the multiple CPU high speed transmission area, the instruction will not be executed in the scan (no processing) but executed at the next scan.
Note that the instruction will be completed abnormally when the number of empty blocks in the multiple CPU high speed transmission area is less than the setting values of SD796 to SD799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) at the execution of the instruction.
The following table shows execution possibility of the multiple CPU high-speed transmission dedicated instructions when the number of empty blocks in the multiple CPU high speed transmission area is less than the number of blocks used for the multiple CPU high-speed transmission dedicated instructions or the setting values of SD796 to SD799.

*1:The number of blocks used for the multiple CPU high-speed transmission dedicated instruction.
*2:The number of empty blocks in the multiple CPU high-speed transmission area.
*3:Setting values from SD796 of SD799.
(7) Interlock when using the multiple CPU high-speed transmission dedicated instruction
(a) Special relays SM796 to SM799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) can be used as an interlock for the multiple CPU high-speed transmission dedicated instruction. When executing the multiple CPU high-speed transmission dedicated instructions concurrently, use SM796 to SM799 as an interlock for the instructions.

## POINT

When using special relays SM796 to SM799, set the maximum number of blocks for the instruction used for each CPU to special registers SD796 to SD799. (For example, when the maximum number of blocks for the multiple CPU high-speed transmission dedicated instruction to be executed to CPU No. 3 is 5 , set 5 to SD798.)
When the multiple CPU high speed transmission area becomes equal to or less than the number of blocks set at SD796 to SD799, the corresponding special relay (SM796 to SM799) turns on.

CPU No. 2

(b) Program example when SM796 to SM799 are used as an interlock The following shows a program that executes the D.DDWR instruction to CPU No. 2 at the rise of XO , and executes the D.DDWR instruction to CPU No. 3 at the rise of X 1 .
The maximum number of used blocks for multiple CPU hight speed transmission dedicated
 to CPU No. 3

The DDWR instruction is executed to CPU No. 2 at the rise of X0


The DDWR instruction is executed to CPU No. 3 at the rise of X 1

| 29 |  |  |  |  |  |  | M3 <br> During execution the DDWR instruction to CPU No. 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 |  |  | D.DDWRH3E2 | D2 <br> Completion status (CPU No.3) | ZR1000 <br> Write data to CPU No. 3 | ZR1000 <br> Write data to CPU No. 3 | M4 <br> Completion device (CPU No.3) |
|  |  |  |  |  |  | [RST |  |

(8) Program example when the multiple CPU high-speed transmission dedicated instructions are executed to CPU modules by turns
When the multiple CPU high-speed transmission dedicated instructions are executed to Universal model QCPUs by turns, release an interlock to prevent the concurrent execution. Use the cyclic transmission area device (from U3En¥G10000) as an interlock.
The following shows a program example when the multiple CPU high-speed transmission

Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No. 1


Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No. 2

(9) Program example when data exceeding 100 words are written/read with the multiple CPU high-speed transmission dedicated instruction

The maximum number of write/read points that can be processed with the multiple CPU high-speed transmission dedicated instruction is 100 words. Data exceeding 100 words can be written/read by executing the multiple CPU high-speed transmission dedicated instruction at several times.
The following shows a program example using the $D(P)$.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction. The similar program can be used when using the $D(P)$.DDRD instruction of the multiple CPU high-speed transmission dedicated instruction.
(a) Program example when one $D(P)$.DDWR instruction is executThe following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No. 1 to ZR0 to ZR999 in CPU No. 2 with the D.DDWR instruction.
In the following program example, the next D.DDWR instruction is executed after the completion device of the D.DDWR instruction (M2) turns on so that only one D.DDWR instruction may be executed.
Program example when one $D(P)$.DDWR instruction is executed
The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting is set to CPU No. 2


Data writing is started at the rise of the write command (X0)


The DDWR instruction is executed


When the DDWR instruction is completed abnomally, the annunciator is turned on and data writing is stopped


(b) Program example when the $D(P)$.DDWR instructions are executed concurrently

The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No. 1 to ZR0 to ZR999 in CPU No. 2 with the D.DDWR instruction.
As shown on the program example, multiple CPU device write/read instructions can be executed concurrently.
When reading/writing devices with the multiple CPU high-speed transmission dedicated instructions concurrently, the more the total number of blocks in the multiple CPU high speed transmission area (send area), the more the time taken to complete reading/ writing with the multiple CPU high-speed transmission dedicated instruction can be shortened.

Program example when the $D(P)$.DDWR instructions are executed concurrently
The maximum number of used blocks for multiple CPU high-speed


### 10.2 Writing Devices to Another CPU (D(P).DDWR)



| Setting data | Internal device |  | R, ZR | J: |  |  | Zn | Constant$\mathrm{K}, \mathrm{H}$ | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word ${ }^{*} 6$ |  | Bit | Word |  |  |  |  |
| n *2 | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | $\bigcirc$ | - |
| (51) *3 | - | $\triangle^{*} 4$ | $\triangle{ }^{* 5}$ |  |  | - |  | - | - |
| (52) *3 | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | - | - |
| (D1) ${ }^{3}$ | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | - | - |
| (D2) *3 | $\triangle{ }^{* 7}$ | - | $\triangle{ }^{*}$ |  |  | - |  | - | - |

*2: Index modification cannot be made to setting data $n$.
*3: Index modification cannot be made to setting data from (S1) to (D2).
*4: Local devices cannot be used
*5: File registers cannot be used per program.
*6: FD @ $\square$ (indirect specification) cannot be used.
*7: FX and FY cannot be used.

| Setting data | Description | Data type |
| :---: | :---: | :---: |
| n | The result of dividing the start I/O number of another CPU by 16 CPU No.1: 3E0н, CPU No.2: 3E1н, CPU No.3: 3E2н, CPU No.4: 3E3н | BIN 16 bits |
| (51) | Start device of the host CPU that stores control data | Device name |
| (52) | Start device of the host CPU that stores data to be written |  |
| (1) | Start device of another CPU that stores write data | Device* ${ }^{*}$ <br> Character string ${ }^{* 7}$ |
| (12) | Completion device | Bit |

*6: By specifying a file register ( $\mathrm{R}, \mathrm{ZR}$ ), data can be written to devices in another CPU, outside the range of host CPU.
*7: By specifying the start device by " ", devices can be written to devices in another CPU, outside the range of host CPU.

## Control Data

| Device | Item | Setting data | Setting range | Set by |
| :---: | :---: | :--- | :---: | :---: |
| S1) +0 | Completion status | An execution result upon completion of the <br> instruction is stored. <br> $0000(\mathrm{H}):$ No errors (normal completion) <br> Other than $0000(\mathrm{H}):$ Error code (error completion) | - | System |
| (S1) +1 | Number of write <br> points | Set the number of write points in units of words. | 1 to 100 | User |

## Function

(1) In multiple CPU system, data stored in a device specified by host CPU (®2) or later is stored by the number of write points specified by (©2)+1) into a device specified by another CPU (n) (©1) or later.

(2) Whether to complete the $D(P)$.DDWR instruction normally can be checked by the completion device ( (2) +0 ) and completion status display device ( (2) +1 ).
(a) Completion device ((12) +0 )

Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing.
(b) Completion status display device ((2) +1 )

This device turns on/off depending on the status upon completion of the instruction.

- Normal completion: Off
- Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data ((S1) +0 ): Completion status)).
(3) The number of blocks used for the instruction depends on the number of write points (refer to Section 12.1).

| Number of blocks used for the instruction <br> Number of write points <br> specified by the instruction | $\mathrm{D}(\mathrm{P})$.DDWR <br> instruction |
| :---: | :---: |
| 1 to 4 | 1 |
| 5 to 20 | 2 |
| 21 to 36 | 3 |
| 37 to 52 | 4 |
| 53 to 68 | 5 |
| 69 to 84 | 6 |
| 85 to 100 | 7 |

(4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.
Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799)as an interlock prevent error completion (refer to Section 12.1).

## O Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.
(1) Specified another CPU is wrong or the multiple CPU high-speed transmission dedicated instruction cannot be used in the setting
(Error code: 4350)

- The reserved CPU has been specified.
- Unmounted CPU has been specified.
- Another CPU start I/O number divided by 16 n is out of 3Е0н to 3Е3н.
- The instruction was executed without setting "Use multiple CPU high speed transmission".
- The instruction was executed with the Q02UCPU.
- Host CPU has been specified.
- The CPU where the instruction cannot be executed has been specified.
(2) The instruction cannot be executed with the CPU.
(Error code: 4351)
- Another CPU does not support this instruction.
(3) The number of devices is wrong.
(Error code: 4352)
(4) The device that cannot be used for the instruction has been specified. (Error code: 4353)
(5) A device has been specified by the character string that cannot be used. (Error code: 4354)
(6) The number of write points $(51)+1)$ is other than 0 to 100.
(Error code 4354)

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device ((51)+0).
(1) The request of the instruction to the target CPU is more than the acceptable value (no empty blocks exist in the multiple CPU high speed transmission area).
(Error code: 0010h)
(2) A device for another CPU specified at (51) cannot be used at another CPU, or is out of device range.
(Error code: 1001H)
(3) The number of write points set with the $D(P)$.DDWR instruction is 0 .
(Error code: 1080н)
(4) The response of the instruction from another CPU cannot be returned (no empty blocks exist in the multiple CPU high speed transmission area).
(Error code: 1003H)

## $\triangle$ Program Example

(1) This program stores data by 10 words starting from DO in host CPU into W10 or later in CPU No. 2 when XO turns on.
[Ladder mode]


## Caution

(1) Digit specification of bit device is possible for $n,(52)$, and (©1). Note that when the digit specification of bit device is made to (32) or (11), the following conditions must be met.

- Digits are specified by 16 bits ( 4 digits).
- The start bit device is multiples of $16(10 \mathrm{H})$.
(2) Execute this instruction after checking that the write target CPU is powered on. Not doing so may end up no processing.
(3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.
(4) SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the $D(P)$.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.


### 10.3 Reading Devices from Another CPU (D(P).DDRD)



| Setting data | Internal device |  | R, ZR | J..al |  | U | Zn | Constant$\mathrm{K}, \mathrm{H}$ | Others |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| $\mathrm{n}^{*} 2$ | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | $\bigcirc$ | - |
| (51) *3 | - | $\triangle{ }^{* 3}$ | $\triangle^{* 4}$ |  |  | - |  | - | - |
| (52) *3 | - | $\bigcirc$ | $\bigcirc$ |  |  | - |  | - | - |
| (11) ${ }^{\text {\% }}$ | - | $\triangle{ }^{*}$ | $\triangle^{* 4}$ |  |  | - |  | - | - |
| (12) *3 | $\triangle{ }^{* 3}$ | - | $\triangle^{* 4}$ |  |  | - |  | - | - |

*2: Index modification cannot be made to setting data $n$.
*3: Index modification cannot be made to setting data from (51) to (D2).
*4: Local devices cannot be used.
*5: File registers cannot be used per program.
*6: FD @ $\square$ (indirect specification) cannot be used.
*7: $F X$ and $F Y$ cannot be used.

| Setting data | Description | Data type |
| :---: | :---: | :---: |
| n | The result of dividing the start I/O number of another CPU by 16 CPU No.1: 3E0н, CPU No.2: 3E1н, CPU No.3: 3E2н, CPU No.4: 3E3н | BIN 16 bits |
| (51) | Start device of the host CPU that stores control data | Device name |
| (52) | Start device of another CPU that stores data to be read |  |
| (1) | Start device of the host CPU that stores read data | Device*6 <br> Character string ${ }^{* 7}$ |
| (12) | Completion device | Bit |

*6: By specifying a file register ( $R, Z R$ ), data can be read to devices in another CPU, outside the range of host CPU.
*7: By specifying the start device by " ", devices can be read to devices in another CPU, outside the range of host CPU.

## Control Data

| Device | Item | Setting data | Setting range | Set by |
| :---: | :---: | :--- | :---: | :---: |
| (S1) +0 | Completion status | An execution result upon completion of the <br> instruction is stored. <br> $000(\mathrm{H}):$ No errors (normal completion) <br> Other than $0000(\mathrm{H}):$ Error code (error completion) | - | System |
| $(51)+1$ | Number of read <br> points | Set the number of read points in units of words. | 1 to 100 | User |

(1) In multiple CPU system, data stored in a device specified by another CPU (n) (©1) or later is stored by the number of read points specified by $($ (S1) +1$)$ into a device specified by host CPU (®2) or later.

(2) Whether to complete the $D(P)$.DDRD instruction normally can be checked by the completion device ( $(2)+0$ ) and completion status display device ( (2) +1 ).
(a) END processing in scan data that CPU completed the instruction turns on the device and the next END processing turns off the device.
(b) This device turns on/off depending on the status upon completion of the instruction.

- Normal completion: Off
- Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data ((51)+0): Completion status)).
(3) The number of blocks used for the instruction depends on the number of read points (refer to Section 12.1).


## Number of blocks used for the instruction

| Number of read points <br> specified by the instruction | $\mathrm{D}(\mathrm{P}) . \mathrm{DDRD}$ instruction |
| :---: | :---: |
| 1 to 100 | 1 |

(4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.
Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799)as an interlock prevent error completion (refer to Section 12.1).

## O Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.
(1) Specified another CPU is wrong or the multiple CPU high-speed transmission dedicated instruction cannot be used in the setting
(Error code: 4350).

- The reserved CPU has been specified.
- Unmounted CPU has been specified.
- The result of dividing the start I/O number of another CPU by 16 n is outside the range of 3Е0н to 3E3н.
- The instruction was executed without setting "Use multiple CPU high speed transmission".
- The instruction was executed with the Q02UCPU.
- Host CPU has been specified.
- The CPU where the instruction cannot be executed has been specified.
(2) The instruction cannot be executed with the CPU.
(Error code: 4351)
- Another CPU does not support this instruction.
(3) The number of devices is wrong.
(Error code: 4352)
(4) The device that cannot be used for the instruction has been specified. (Error code: 4353)
(5) A device has been specified by the character string that cannot be used. (Error code: 4354)
(6) The number of read points $(51)+1)$ is other than 0 to 100.
(Error code: 4355)

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device (51) +0 ).
(1) The request of the instruction to the target CPU is more than the acceptable value (no empty blocks exist in the multiple CPU high speed transmission area).
(Error code: 0010h)
(2) A device for another CPU specified at (®2) cannot be used at another CPU, or is out of device range.
(Error code: 1001H)
(3) The number of read points set with the $D(P)$.DDRD instruction is 0 .
(Error code: 1081н)
(4) The response of the instruction from another CPU cannot be returned (no empty blocks exist in the multiple CPU high speed transmission area).
(Error code: 1003н)

## $\square$ Program Example

(1) This program stores data by 10 words starting from DO in CPU No. 2 into W10 or later in host CPU when XO turns on.
[Ladder mode]

(1) Digit specification of bit device is possible for n , (22), and (①). Note that when the digit specification of bit device is made to (2) or (11), the following conditions must be met.

- Digits are specified by 16 bits (4 digits).
- The start bit device is multiples of $16(10 \mathrm{H})$.
(2) Execute this instruction after checking that the read target CPU is powered on. Not doing so may end up no processing.
(3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.


## QCPU INSTRUCTIONS

| Category | Processing Details | Reference <br> section |
| :---: | :--- | :--- |
| System switching instruction | Switches between the control system and standby system at <br> the END processing of the scan executed with the <br> SP.CONTSW instruction. | Section 11.1 |

### 11.1 System Switching Instruction (SP.CONTSW)


(S) : Value other than 0 and used to identify the processing that issued the system switching request (BIN 16 bits)
(D) : Error completion device number (bits)

| Setting Data | Internal Devices |  | R, ZR | ), |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc{ }^{* 1}$ |  | - |  |  |  | - | - |

*1: The bit specification for the word device is available.

## Function

(1) Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.
(2) When using the SP.CONTSW instruction for system switching, the "manual switching enable flag (SM1592)" must have been turned ON (enabled) in advance.
(3) © is provided to identify the processing block of the program where system switching occurred when multiple SP.CONTSW instructions are used.
At (s), specify a value within the ranges -32768 to -1 and 1 to 32767 ( 1 н to FFFFн).
The (s) value specified for the SP.CONTSW instruction is stored into the "system switching instruction argument (SD6)" of the error common information when the system switching is normally completed. *2
When multiple SP.CONTSW instructions are executed during the same scan, the argument of the SP.CONTSW instruction executed first is stored into the system switching instruction argument (SD6).
(4) When system switching is normally completed, the (s) value specified for the SP.CONTSW instruction is stored into the "system switching instruction argument (SD1602)" of the new control system CPU module. *3
By reading the SD1602 value from the new control system CPU module, which the SP.CONTSW instruction was used for system switching can be confirmed.

[^5](5) The error completion device is turned ON by the control system CPU module when system switching by the SP.CONTSW instruction was unsuccessful.
(a) When OPERATION ERROR is detected due to any of the following reasons at the execution of the SP.CONTSW instruction, the error completion device is turned ON during the instruction execution.

- 0 is specified at © of the executed SP.CONTSW instruction.
- The "manual switching enable flag (SM1592)" is OFF.
- The SP.CONTSW instruction was executed by the standby system in the separate mode.
- The SP.CONTSW instruction was executed in the debug mode.
(b) If systems could not be switched due to any of the reasons given in the following table, the error completion device turns ON when system switching is executed in the END processing.

| Reason No. | Reasons for System Switching Failure |
| :---: | :--- |
| 0 | Normally completed |
| 1 | Tracking cable is disconnected or faulty. |
| 2 | Hardware fault, power-off, reset or watchdog timer error occurred in the standby <br> system. |
| 3 | Watchdog timer error occurred in the control system. |
| 4 | Preparations being made for tracking transfer. |
| 5 | Communication time-out. |
| 6 | Stop error occurred in the standby system. (Excluding watchdog timer error) |
| 7 | Operating status different between the control system and standby system. |
| 8 | Memory copy being executed from the control system to the standby system. |
| 9 | Write during RUN being executed. |
| 10 | Network fault detected by the standby system. |

When the error completion device was turned ON due to unsuccessful system switching, 16 is stored into the "reason(s) for system switching (SD1588)" and the reason No. of the above table into the "reason(s) for system switching failure (SD1589)".
(6) Use a user program or GX Developer to turn OFF the error completion bit that has turned ON.
If normal system switching is performed by the execution of the SP.CONTSW instruction with the error completion device ON, the error completion device of the new standby system CPU module is also turned OFF.
When system switching is performed due to a factor other than the SP.CONTSW instruction, however, the error completion device is not turned OFF.

## O Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

- The value specified at (S) is 0 at execution of the SP.CONTSW instruction.
(Error code: 4100)
- The manual switching enable flag (SM1592) is OFF (disable) at execution of the SP.CONTSW instruction.
(Error code: 4120)
- The SP.CONTSW instruction was executed by the standby system CPU module in the separate mode.
(Error code: 4121)
- The SP.CONTSW instruction was executed in the debug mode.
(Error code: 4121)
(2) If system switching was unsuccessful, the error flag (SMO) is turned ON and an error code is stored into SD0.
- The tracking cable is disconnected or faulty.
- Hardware fault, power-off, reset or watchdog timer error occurred in the standby system.
(Error code: 6220)
- Watchdog timer error occurred in the control system.
(Error code: 6220)
- Preparations are being made for tracking transfer.
(Error code: 6220)
- Communication time-out occurred.
(Error code: 6220)
- Stop error, excluding watchdog timer error, occurred in the standby system.
(Error code: 6220)
- The operating status differs between the control system and standby system.
(Error code: 6220)
- Memory copy is being executed from the control system to the standby system.
(Error code: 6220)
- Write during RUN is being executed.
(Error code: 6220)
- Network fault was detected by the standby system.
(Error code: 6220)


## $\square$ Program Example

(1) The following program executes system switching on the leading edge of the system switching command (M100).
If the system switching command (M100) remains ON, the SP.CONTSW instruction is also executed by the new control system CPU module after system switching. Therefore, M101 is added to the execution conditions as a consecutive switching prevention flag.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| , | LD | SM1518 |
| 1 | SET | M101 |
| 2 | LD | M100 |
| 3 | AND | SM1515 |
| 4 | AND | SM1516 |
| 5 | ANI CONTSW | M101 K1 |
| 14 | LD ${ }^{\text {d }}$ | M105 K1 |
| 15 | OUT | M100 |
| 16 | RST | M105 |
| 17 | END |  |

## ERROR CODES

### 12.1 Error Code List

The CPU module uses the self diagnostics function to display error information (on the LED) and stores the information into the special relay SM and special register SD, when an error occurs in the following situations:

- When the Progammable Controller is powered ON.
- When the CPU module is switched from STOP to RUN.
- While the CPU module is running.

If an error occurs when a communication request is issued from the peripheral device, intelligent function module or network system to the CPU module, the CPU module returns the error code $\left(4000_{\mathrm{H}}\right.$ to $\left.4 \mathrm{FFF}_{\mathrm{H}}\right)$ to the request source.

The following describes the description of errors which occur in the CPU module and the corrective actions for the errors.
(1) How to read the error code list

The following describes how to read Section 12.1.3 Error code list (1000 to 1999) to Section 12.1.9 Error code list (7000 to 10000).
(a) Error code, common information and individual information Alphanumeric characters in the parentheses of the titles indicate the special register numbers where each information is stored.
(b) Compatible CPU

QCPU : Indicates all the Q series CPU modules.
Q00J/Q00/Q01 : Indicates the Basic model QCPU.
Qn(H) : Indicates the High Performance model QCPU.
QnPH : Indicates the Process CPU.
QnPRH : Indicates the Redundant CPU.
QnU : Indicates the Universal model QCPU.
Each CPU module: Indicates the relevant specific CPU module.
model name (Example: Q02U)

### 12.1.1 Error codes

Errors are detected by the self diagnostic function of the CPU module or detected during communication with the CPU module.

The relation between the error detection pattern, error detection location and error code is shown in Table 12.1.

Table12.1Reference destination

| Error detection pattern | Error detection <br> location | Error code | Reference |
| :--- | :--- | :--- | :--- |
| Detection by the self <br> diagnostics function of CPU <br> module | CPU module | 1000 to $10000^{* 1 * 2}$ | Section 12.1 .3 to 12.1 .9 |
| Detection at communication <br> with CPU module | CPU module | 4000 H to 4FFFH | • QCPU User's Manual (Hardware design, <br> Maintenance and Inspection) |
|  | Serial communication <br> module, etc. | 7000 H to 7FFFH | Serial Communication User's Manual, etc. |

*1: CPU module error codes are classified into minor, moderate, major errors as shown below.

- Minor error: Errors that may allow the CPU module to continue the operation, e.g., battery error. (Error code: 1300 to 10000)
- Moderate error: Errors that may cause the CPU module to stop the operation, e.g., WDT error. (Error code: 1300 to 10000)
- Major error: Errors that may cause the CPU module to stop the operation, e.g., RAM error. (Error code: 1000 to 1299)
Determine the error level, i.e. whether the operation can be continued or stopped, by referring to "Operating Statuses of CPU" described in Section 12.1.3 to 12.1.9 "Error Code List"
*2: When detected an error code without being noted in the reference table, please contact your local Mitsubishi representive.


### 12.1.2 Reading an error code

When an error occurs, reading an error code, error message or the like can be executed with GX Developer.
For the details of the operation method, refer to the operating manual for GX Developer.

### 12.1.3 Error code list ( 1000 to 1999)

The following shows the error messages from the error code 1000 to 1999, the contents and causes of the errors, and the corrective actions for the errors.

| Error Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1000 | [MAIN CPU DOWN] <br> Runaway or failure of CPU module or failure of main CPU <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again.If the same error is displayed again, this suggests a CPU module hardware fault.(Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |
| 1001 | [MAIN CPU DOWN] <br> Runaway or failure of CPU module or failure of main CPU <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> - Accessed to outlying devices with the device range checks disabled (SM237 is turned on)(This error occurs only when BMOV, FMOV, and DFMOV instructions are executed.) (Universal model QCPU only) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault.(Contact your local Mitsubishi representative.) <br> - Check the devices specified by BMOV, FMOV, and DFMOV instructions and correct the device settings. <br> (Universal model QCPU only) |  |  |
| 1002 | [MAIN CPU DOWN] <br> Runaway or failure of CPU module or failure of main CPU <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> ©Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again.If the same error is displayed again, this suggests a CPU module hardware fault.(Contact your local Mitsubishi representative.) |  |  |
| 1003 |  |  |  |  |
| 1004 |  |  |  |  |
| 1005 | [MAIN CPU DOWN] <br> Runaway or failure of CPU module or failure of main CPU <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again.If the same error is displayed again, this suggests a CPU module hardware fault.(Contact your local Mitsubishi representative.) |  |  |
|  | [MAIN CPU DOWN] <br> Boot operation was performed in the transfer destination without formatting. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON | - Before performing boot operation by the parameter, select "Clear program memory" to clear the program memory. |  | Qn(H) <br> QnPH <br> QnPRH |


| Error <br> Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1006 | [MAIN CPU DOWN] <br> Runaway or failure of CPU module or failure of main CPU <br> - Malfunctioning due to noise or other reason <br> - Hardware fault <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always |  |  |  |
| 1008 |  | - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault.(Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| 1009 | [MAIN CPU DOWN] <br> - A failure is detected on the power supply module, CPU module, main base unit, extension base unit or extension cable. <br> - When using the redundant base unit, the redundant power supply module failure in both systems and/or the redundant base unit failure are detected. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Reset the CPU module and RUN it again. If the same error is detected again, it is considered that the power supply module, CPU module, main base unit, extension base unit or extension cable is faulty. <br> (Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn }(H)^{* 6} \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 1010 | [END NOT EXECUTE] <br> Entire program was executed without the execution of an END instruction. <br> - When the END instruction is executed it is read as another instruction code, e.g. due to noise. <br> - The END instruction has been changed to another instruction code somehow. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When an END instruction executed | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop | QCPU |
| 1020 | [SFCP. END ERROR] <br> The SFC program cannot be normally terminated due to noise or other reason. <br> - The SFC program cannot be normally terminated due to noise or any similar cause. <br> - The SFC program cannot be normally terminated for any other reason. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When SFC program is executed | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, this suggests a CPU module hardware fault. (Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { QnPH } \\ \text { QnU } \end{gathered}$ |
| 1035 | [MAIN CPU DOWN] <br> Runaway or error of the CPU module was detected. <br> - Malfunction due to noise etc. <br> - Hardware failure <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Take measures against noise. <br> - Reset the CPU module and run it again. If the same error is displayed again, the CPU module has hardware failure.(Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  | QnU |



[^6]| Error <br> Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1106 | [RAM ERROR] <br> The battery is dead. <br> The program memory in the CPU module is faulty. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN/When an END instruction executed | - Check the battery to see if it is dead or not. If dead, replace the battery. <br> - Take noise reduction measures. <br> - Format the program memory, write all files to the PLC, then reset the CPU module, and RUN it again. <br> If the same error is displayed again, the possible cause is a CPU module hardware fault. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  | Qn(H) <br> QnPH ${ }^{*}$ <br> QnPRH |
| 1107 1108 | [RAM ERROR] <br> The work area RAM in the CPU module is faulty. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | This suggests a CPU module hardware fault. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QnPRH |
| 1109 | [RAM ERROR] <br> The work area RAM in the CPU module is faulty. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always |  |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 8} \\ \mathrm{QnPH}^{* 8} \\ \text { QnPRH }^{* 9} \end{gathered}$ |
| 1110 | [TRK. CIR. ERROR] <br> A fault was detected by the initial check of the tracking hardware. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset |  |  | QnPRH |
| 1111 | [TRK. CIR. ERROR] <br> A tracking hardware fault was detected. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset |  |  |  |
| 1112 | [TRK. CIR. ERROR] <br> A tracking hardware fault was detected during running. <br> - The tracking cable was disconnected and reinserted without the standby system being powered off or reset. <br> - The tracking cable is not secured by the connector fixing screws. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - During running | - Start after checking that the tracking cable is connected. <br> If the same error is displayed again, the cause is the hardware fault of the tracking cable or CPU module. (Please contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. For details, refer to the QnPRHCPU User's Manual (Redundant System). |  |  |
| 1113 |  |  |  |  |

[^7]| Error Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1115 | [TRK. CIR. ERROR] <br> A fault was detected by the initial check of the tracking hardware. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/ At reset | This suggests a CPU module hardware fault. (Contact your nearest Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop |  |
| 1116 | [TRK. CIR. ERROR] <br> A tracking hardware fault was detected during running. <br> - The tracking cable was disconnected and reinserted without the standby system being powered off or reset. <br> - The tracking cable is not secured by the connector fixing screws. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - During running | - Start after checking that the tracking cable is connected. <br> If the same error is displayed again, the cause is the hardware fault of the tracking cable or CPU module. (Please contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. For details, refer to the QnPRHCPU User's Manual (Redundant System). |  | QnPRH |
| 1150 | [RAM ERROR] <br> The memory of the CPU module in the Multiple CPU high speed transmission area is faulty. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Take noise reduction measures. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative, explaining a detailed description of the problem. |  | QnU*10 |
| 1160 | [RAM ERROR] <br> The program memory in the CPU module is overwritten. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At program execution | - Take noise reduction measures. <br> - Format the program memory, write all files to the PLC, then reset the CPU module, and RUN it again. <br> If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative, explaining a detailed description of the problem. |  | QnU |
| 1161 | [RAM ERROR] <br> The data of the device memory built in the CPU module is overwritten. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At program execution | - Take noise reduction measures. <br> If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative, explaining a detailed description of the problem. |  |  |
| 1162 | [RAM ERROR] <br> The error of the data held by the battery in the CPU module is detected. (It occurs when the automatic format is not set.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Take noise reduction measures. <br> - Change the CPU main body or SRAM card battery. <br> If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative, explaining a detailed description of the problem. |  |  |


| $\begin{aligned} & \text { Error } \\ & \text { Code } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1164 | [RAM ERROR] <br> The destruction of the data stored in the standard RAM is detected. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Take noise reduction measures. <br> If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative, explaining a detailed description of the problem. |  | QnU*11 |
| 1200 | [OPE. CIRCUIT ERR.] <br> The operation circuit for index modification in the CPU module does not operate normally. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | This suggests a CPU module hardware fault. (Contact your local Mitsubishi representative.) | RUN: Off ERR.: Flicker CPU Status: Stop |  |
| 1201 | [OPE. CIRCUIT ERR.] <br> The hardware (logic) in the CPU module does not operate normally. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/ At reset |  |  | QCPU |
| 1202 | [OPE. CIRCUIT ERR.] <br> The operation circuit for sequence processing in the CPU module does not operate normally. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset |  |  |  |
| 1203 | [OPE. CIRCUIT ERR.] <br> The operation circuit for index modification in the CPU module does not operate normally. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed |  |  | QnPRH |
| 1204 | [OPE. CIRCUIT ERR.] <br> The hardware (logic) in the CPU module does not operate normally. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed |  |  |  |
| 1205 | [OPE. CIRCUIT ERR.] <br> The operation circuit for sequence processing in the CPU module does not operate normally. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed |  |  |  |


| Error Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1300 | [FUSE BREAK OFF] <br> There is an output module with a blown fuse. <br> ■Collateral information <br> - Common Information:Module No.(Slot No.) <br> [For Remote I/O <br> network]Network No./ Station No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Check FUSE. LED of the output modules and replace the module whose LED is lit. <br> (The module with a blown fuse can also be identified using GX Developer. <br> Check the special registers SD1300 to SD1331 to see if the bit corresponding to the module is "1".) <br> - When a GOT is bus-connected to the main base unit or extension base unit, check the connection status of the extension cable and the earth status of the GOT. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  | [FUSE BREAK OFF] <br> There is an output module with a blown fuse. <br> ■Collateral information <br> - Common Information:Module No.(Slot No.) <br> [For Remote I/O <br> network]Network No./ Station No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Check ERR. LED of the output modules and replace the module whose LED is lit. <br> (The module with a blown fuse can also be identified using GX Developer. Check the special registers SD130 to SD137 to see if the bit corresponding to the module is "1".) | CPU Status: <br> Stop/ Continue * ${ }^{*}$ | Q00J/Q00/Q01 |
| 1310 | [I/O INT. ERROR] <br> An interruption has occurred although there is no interrupt module. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - During interrupt | Any of the mounted modules is experiencing a hardware fault. Therefore, check the mounted modules and change the faulty module. (Contact your local Mitsubishi representative.) | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | QCPU |
|  | [I/O INT. ERROR] <br> An interrupt request from other than the interrupt module was detected. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - During interrupt | Take action so that an interrupt will not be issued from other than the interrupt module. |  | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { QnU } \end{gathered}$ |
| 1311 | [I/O INT. ERROR] <br> An interrupt request from the module where interrupt pointer setting has not been made in the PLC parameter dialog box was detected. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - During interrupt | - Correct the interrupt pointer setting in the PLC system setting of the PLC parameter dialog box. <br> - Take measures so that an interrupt is not issued from the module where the interrupt pointer setting in the PLC system setting of the PLC parameter dialog box has not been made. Correct the interrupt setting of the network parameter. Correct the interrupt setting of the intelligent function module buffer memory. Correct the basic program of the QD51. |  | $\begin{gathered} \text { Q00J/Q00/Q01 *5 } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 1320 | [LAN CTRL.DOWN] <br> The H/W self-diagnostics detected a LAN controller failure. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | This suggests a CPU module hardware fault. (Contact your local Mitsubishi representative.) | RUN: Off ERR.: <br> Flicker <br> CPU Status: Stop | QnU*13 |
| 1321 |  |  |  |  |

[^8]| Error <br> Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1401 | [SP. UNIT DOWN] <br> - There was no response from the intelligent function module/special function module in the initial processing. <br> - The size of the buffer memory of the intelligent function module/special function module is invalid. <br> - The unsupported module is mounted. <br> ■Collateral information <br> - Common Information:Module No.(Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset/When intelligent function module is accessed | When the unsupported module is mounted, remove it. <br> When the corresponding module is supported, this suggests the intelligent function module/special function module, CPU module and/or base unit is expecting a hardware fault (Contact your local Mitsubishi representative.) | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue*2 | QCPU |
| 1402 | [SP. UNIT DOWN] <br> The intelligent function module/special function module was accessed in the program, but there was no response. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When an intelligent function module access instruction is executed | This suggests the intelligient function module/ special function module, CPU module and/or base unit is expecting a hardware fault (Contact your local Mitsubishi representative.) |  |  |
|  | [SP. UNIT DOWN] <br> - The unsupported module is mounted. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | When the unsupported module is mounted, remove it. <br> When the corresponding module is supported, this suggests the intelligent function module/special function module, CPU module and/or base unit is expecting a hardware fault (Contact your local Mitsubishi representative.) |  |  |
| 1403 | [SP. UNIT DOWN] <br> - There was no response from the intelligent function module/special function module when the END instruction is executed. <br> - An error is detected at the intelligent function module/special function module. <br> - The I/O module (intelligent function module/ special function module) is nearly removed, completely removed, or mounted during running. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | The CPU module, base module and/or the intelligent function module/special function module that was accessed is experiencing a hardware fault. (Contact your local Mitsubishi representative.) |  |  |
| 1411 | [CONTROL-BUS. ERR.] <br> When performing a parameter I/O allocation the intelligent function module/special function module could not be accessed during initial communications. <br> (On error occurring, the head I/O number of the corresponding intelligent function module/special function module is stored in the common information.) <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module/special function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop |  |


| Error Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1412 | [CONTROL-BUS. ERR.] <br> The FROM/TO instruction is not executable, due to a control bus error with the intelligent function module/special function module. <br> (On error occurring, the program error location is stored in the individual information.) <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - During execution of FROM/TO instruction set | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module/special function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |
| 13 | [CONTROL-BUS. ERR.] <br> In a multiple CPU system, a CPU module incompatible with the multiple CPU system is mounted. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Remove the CPU module incompatible with the multiple CPU system from the main base unit, or replace the CPU module incompatible with the multiple CPU system with a CPU module compatible with the multiple CPU system. <br> - The intelligent function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Q00J/Q00/Q01 }{ }^{* 4} \\ \text { Qn }(\mathrm{H})^{* 4} \\ \text { QnPH } \end{gathered}$ |
| 1413 | [CONTROL-BUS. ERR.] <br> An error is detected on the system bus. <br> - Self-diagnosis error of the system bus. <br> - Self-diagnosis error of the CPU module <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - Always | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) |  | QCPU |
| 1414 | [CONTROL-BUS. ERR.] <br> - Fault of a loaded module was detected. <br> - In a multiple CPU system, a CPU module incompatible with the multiple CPU system is mounted. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> ■Diagnostic Timing <br> - Always | - Remove the CPU module incompatible with the multiple CPU system from the main base unit, or replace the CPU module with a CPU module compatible with the multiple CPU system. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn }(\mathrm{H})^{* 4} \\ \text { QnPH } \\ \text { QnU } \end{gathered}$ |
|  | [CONTROL-BUS. ERR.] <br> An error is detected on the system bus. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |


| $\begin{aligned} & \text { Error } \\ & \text { Code } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1415 | [CONTROL-BUS. ERR.] <br> Fault of the main or extension base unit was detected. <br> -Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop | Q00J/Q00/Q01 <br> $\mathrm{Qn}(\mathrm{H})^{*}{ }^{4}$ <br> QnPH <br> QnPRH <br> QnU |
|  | [CONTROL-BUS. ERR.] <br> Fault of the main or extension base unit was detected. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power-ON/ At reset/ When an END instruction executed |  |  | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{* 8} \\ & \mathrm{QnPH}^{* 8} \end{aligned}$ |
| 1416 | [CONTROL-BUS. ERR.] <br> System bus fault was detected at power-on or reset. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset |  |  | $\begin{gathered} \text { Qn(H) })^{* 4} \\ \text { QnPH } \\ \text { QnU } \end{gathered}$ |
|  | [CONTROL-BUS. ERR.] <br> In a multiple CPU system, a bus fault was detected at power-on or reset. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the intelligent function module, CPU module or base unit is faulty. (Contact your local Mitsubishi representative.) |  | $\begin{gathered} \text { Q00/Q01 }{ }^{* 4} \\ \text { QnU } \end{gathered}$ |
| 1417 | [CONTROL-BUS. ERR.] <br> A reset signal error was detected on the system bus. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always |  |  | QnPRH |
| 1418 | [CONTROL-BUS.ERR.] <br> In the redundant system, at power-on/reset or switching system, the control system cannot access the extension base unit since it failed to acquire the access right. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power-ON/ At reset/ At Switching execution | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module, the Q6 $\square$ WRB, or hardware of extension cable is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  | QnPRH* ${ }^{*}$ |
| 1430 | [MULTI-C.BUS ERR.] <br> The error of host CPU is detected in the Multiple CPU high speed bus. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  | QnU*10 |

[^9]| Error Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1431 | [MULTI-C.BUS ERR.] <br> The communication error with other CPU is detected in the Multiple CPU high speed bus. <br> ■Collateral information <br> - Common Information:Module No. (CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Take noise reduction measures. <br> - Check the main base unit mounting status of the CPU module. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  |  |
| 1432 | [MULTI-C.BUS ERR.] <br> The communication time out with other CPU is detected in the Multiple CPU high speed bus. <br> ■Collateral information <br> - Common Information:Module No. (CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  |  |
| 1433 |  |  |  |  |
| 1434 |  |  |  |  |
| 1435 | ■Collateral information <br> - Common Information:Module No. (CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: Off ERR.: Flicker | QnU*10 |
| 1436 | [MULTI-C.BUS ERR.] <br> The error of the Multiple CPU high speed main base unit is detected. (The error of the Multiple | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | CPU Status: Stop |  |
| 1437 | CPU high speed bus is detected.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Take noise reduction measures. <br> - Check the main base unit mounting status of the CPU module. <br> - Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  |  |
| 1439 | [MULTI-C.BUS ERR.] <br> An error of the multiple CPU high speed main base unit was detected. (An error of the multiple CPU high speed bus was detected.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/ At reset | Reset the CPU module and RUN it again. If the same error is displayed again, the CPU module has hardware failure. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  |  |
| 1500 | [AC/DC DOWN] <br> - A momentary power supply interruption has occurred. <br> - The power supply went off. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Check the power supply. | RUN: <br> On <br> ERR.: <br> Off <br> CPU Status: Continue | QCPU |


| Error <br> Code | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 1510 | [SINGLE PS. DOWN] <br> The power supply voltage of either of redundant power supply modules on the redundant base unit dropped. <br> ■Collateral information <br> - Common Information:Base No./ Power supply No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Check the power supplied to the redundant power supply modules mounted on the redundant base unit. | RUN: <br> On <br> ERR.: <br> On | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{*} 6 \\ & \mathrm{QnPH}^{* 6} \end{aligned}$ |
| 1520 | [SINGLE PS. ERROR] <br> On the redundant base unit, the one damaged redundant power supply module was detected. <br> ■Collateral information <br> - Common Information:Base No./ Power supply No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Hardware fault of the redundant power supply module. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | CPU Status: Continue | QnU**12 |
| 1600 | [BATTERY ERROR*3] <br> - The battery voltage in the CPU module has dropped below stipulated level. <br> - The lead connector of the CPU module battery is not connected. <br> - The lead connector of the CPU module battery is not securely engaged. <br> ■Collateral information <br> - Common Information:Drive Name <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Change the battery. <br> - If the battery is for program memory, standard RAM or for the back-up power function, install a lead connector. <br> - Check the lead connector of the CPU module for looseness. Firmly engage the connector if it is loose. | RUN: <br> On <br> ERR.: <br> Off | QCPU |
| 1601 | [BATTERY ERROR*3] <br> Voltage of the battery on memory card has dropped below stipulated level. <br> ■Collateral information <br> - Common Information:Drive Name <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Change the battery. | Continue | Qn(H) <br> QnPH <br> QnPRH <br> QnU**14 |
| 1610 | [FLASH ROM ERROR] <br> The number of writing to flash ROM (standard ROM and system securement area) exceeds 100,000 times. <br> (Number of writings $>100,000$ times) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When writing to ROM | Change the CPU module. | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue | QnU |

### 12.1.4 Error code list (2000 to 2999)

The following shows the error messages from the error code 2000 to 2999, the contents and causes of the errors, and the corrective actions for the errors.

| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2000 | [UNIT VERIFY ERR.] <br> In a multiple CPU system, a CPU module incompatible with the multiple CPU system is mounted. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> [For Remote I/O network] <br> Network No./Station No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | Replace the CPU module incompatible with the multiple CPU system with a CPU module compatible with the multiple CPU system. | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 3} \\ \mathrm{QnPH} \end{gathered}$ |
|  | [UNIT VERIFY ERR.] <br> The I/O module status is different from the I/O module information at power ON. <br> - I/O module (or intelligent function module) is not installed properly or installed on the base unit. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> [For Remote I/O network] <br> Network No./Station No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | Read the error common information at the GX Developer, and check and/or change the module that corresponds to the numerical value (module number) there. <br> Alternatively, monitor special registers SD150 to SD157 using GX Developer, and check and replace the module where the bit of its data is " 1 ". |  | Q00J/Q00/Q01 |
|  | [UNIT VERIFY ERR.] <br> I/O module information power ON is changed. <br> - I/O module (or intelligent function module/special function module) not installed properly or installed on the base unit. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> [For Remote I/O network] <br> Network No./Station No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | - Read the common information of the error using the peripheral device, and check and/or change the module that corresponds to the numerical value (module number) there. <br> - Alternatively, monitor the special registers SD1400 to SD1431 at a peripheral device, and change the fuse at the output module whose bit has a value of "1". <br> - When a GOT is bus-connected to the main base unit or extension base unit, check the connection status of the extension cable and the grounding status of the GOT. |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 2001 | [UNIT VERIFY ERR.] <br> During operation, a module was mounted on the slot where the empty setting of the CPU module was made. <br> ■Collateral information <br> - Common Information:Module No. (CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | During operation, do not mount a module on the slot where the empty setting of the CPU module was made. | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue*2 | $\begin{gathered} \text { Q00J/Q00/Q01*3 } \\ \text { QnU } \end{gathered}$ |
| 2010 | [BASE LAY ERROR] <br> - More than applicable number of extension base units have been used. <br> - When a GOT was bus-connected, the CPU module was reset while the power of the GOT was OFF. <br> ■Collateral information <br> - Common Information:Base No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Use the allowable number of extension base units or less. <br> - Power on the Progammable Controller and GOT again. | RUN: Off ERR.: Flicker CPU Status: Stop | $\begin{gathered} \text { Q00J/Q00/Q01 }{ }^{* 3} \\ \text { QnPRH } \\ \text { Q00UJ } \\ \text { Q00U/Q01U } \\ \text { Q02U } \end{gathered}$ |

[^10]| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2011 | [BASE LAY ERROR] <br> The QA1S6 $\square \mathrm{B}, \mathrm{QA6} \square \mathrm{~B}$, or QA6ADP+A5 $\square \mathrm{B} / \mathrm{A} 6 \square \mathrm{~B}$ was used as the base unit. <br> ■Collateral information <br> - Common Information:Base No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Do not use the QA1S6 $\square \mathrm{B}$, QA6 $\square \mathrm{B}$, or QA6ADP+A5 $\square \mathrm{B} / \mathrm{A} 6 \square \mathrm{~B}$ as the base unit. |  | $\begin{gathered} \text { Q00J/Q00/Q01*3 } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 2012 | [BASE LAY ERROR] <br> The GOT is bus-connected to the main base unit of the redundant system. <br> The following errors are detected in the CPU redundant system compatible with the extension base unit. <br> - The base unit other than the Q6■WRB is connected to the extension stage No.1. <br> - The base unit is connected to any one of the extension stages No. 2 to No.7, although the Q6 $\square$ WRB does not exist in the extension stage No. 1 . <br> - The other system CPU module is incompatible with the extension base unit. <br> - The Q5 $\square \mathrm{B}, \mathrm{QA} 1 \mathrm{~S} 6 \square \mathrm{~B}, \mathrm{QA} 4 \square \mathrm{~B}$ or QA6ADP+A5 $\square \mathrm{B} / \mathrm{A} 6 \square \mathrm{~B}$ is connected. <br> - The number of slots of the main base unit for both systems is different. <br> Information of the Q6 $\square$ WRB cannot be read correctly. <br> ■Collateral information <br> - Common Information:Base No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Remove a bus connection cable for GOT connection connected to the main base unit. <br> - Use the Q6 $\square$ WRB (fixed to the extension stage No.1) <br> - Use the CPU module compatible with the extension base unit for the other system. <br> - Do not use the Q5 $\square \mathrm{B}, \mathrm{QA1S6} \square \mathrm{~B}, \mathrm{QA6} \square \mathrm{~B}$ or QA6ADP+A5 $\square \mathrm{B} / \mathrm{A} 6 \square \mathrm{~B}$ for the base unit. <br> - Use the main base unit which has the same number of slots. <br> - Hardware failure of the Q6 $\square$ WRB. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: Off ERR.: Flicker CPU Status: Stop | QnPRH** |
| 2013 | [BASE LAY ERROR] <br> Stage number of the Q6 $\square$ WRB is recognized as other than extension stage No. 1 in the redundant system. <br> ■Collateral information <br> - Common Information:Base No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Hardware failure of the Q6 $\square$ WRB. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  |  |
| 2020 | [EXT.CABLE ERR.] <br> The following errors are detected in the redundant system. <br> - At power-on/reset, the standby system has detected the error in the path between the control system and the Q6■WRB. <br> - The standby system has detected the error in the path between the host system CPU and the Q6 $\square$ WRB at END processing. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power-ON/At reset/ When an END instruction executed | Check to see if the extension cable between the main base unit and the Q6 $\square$ WRB is connected correctly. If not, connect it after turning OFF the main base unit where the extension cable will be connected. <br> If the cable is connected correctly, hardware of the CPU module, Q6 $\square$ WRB, or extension cable is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  | QnPRH** |


|  | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2100 | [SP. UNIT LAY ERR.] <br> The slot to which the Q160 is mounted is set to other than Inteli (intelligent function module) or Interrupt (interrupt module) in the I/O assignment of PLC parameter. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Make setting again to match the PLC parameter I/O assignment with the actual loading status. | RUN: Off ERR.: Flicker CPU Status: Stop | $\mathrm{Qn}(\mathrm{H})^{* 3}$ QnPH QnPRH |
|  | [SP. UNIT LAY ERR.] <br> - In the I/O assignment setting of PLC parameter, Inteli (intelligent function module) was allocated to an I/O module or vice versa. <br> - In the I/O assignment setting of PLC parameter, a module other than CPU (or nothing) was allocated to the location of a CPU module or vice versa. <br> - In the I/O assignment setting of the PLC parameter, switch setting was made to the module that has no switch setting. <br> - In the I/O assignment setting of the PLC parameter dialog box, the number of points assigned to the intelligent function module is less than the number of points of the mounted module. <br> -Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Make the PLC parameter's I/O assignment setting again so it is consistent with the actual status of the intelligent function module and the CPU module. <br> - Delete the switch setting in the I/O assignment setting of the PLC parameter. |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  | [SP. UNIT LAY ERR.] <br> - In the parameter I/O allocation settings, an Inteli (intelligent function module) was allocated to a location reserved for an I/O module or vice versa. <br> - In the parameter I/O allocation settings, a module other than CPU (or nothing) was allocated to a location reserved for a CPU module or vice versa. <br> - In the I/O assignment setting of the PLC parameter dialog box, the number of points assigned to the intelligent function module is less than the number of points of the mounted module. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Reset the parameter I/O allocation setting to conform to the actual status of the intelligent function module and the CPU module. |  | Q00J/Q00/Q01 |
| 2101 | [SP. UNIT LAY ERR.] <br> 13 or more A-series special function modules (except for the A1SI61) that can initiate an interrupt to the CPU module have been installed. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Reduce the A series special function modules (except the A1SI61) that can make an interrupt start to the CPU module to 12 or less. |  | Qn(H) |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2102 | [SP. UNIT LAY ERR.] <br> Seven or more A1SD51S have been installed. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset <br> [SP. UNIT LAY ERR.] <br> - Two or more QI60/A1SI61 modules are mounted in a single CPU system. <br> - Two or more Q160/A1SI61 modules are set to the same control CPU in a multiple CPU system. <br> - Two or more A1SI61 modules are loaded in a multiple CPU system. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset <br> [SP. UNIT LAY ERR.] <br> Two or more Q160, A1SI61 interrupt modules have been mounted. <br> -Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset <br> [SP. UNIT LAY ERR.] <br> Two or more Q160 modules are mounted. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset <br> [SP. UNIT LAY ERR.] <br> Two or more Q160 modules where interrupt pointer setting has not been made are mounted. <br> -Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset <br> Keep the number of A1SD51S to six or fewer. <br> - Reduce the number of QI60/A1SI61 modules mounted in the single CPU system to one. <br> - Change the number of Q160/A1SI61 modules set to the same control CPU to only one in the multiple CPU system. <br> - Reduce the number of A1SI61 modules to only one in the multiple CPU system. When using an interrupt module with each QCPU in a multiple CPU system, replace it with the Q160. (Use one A1SI61 module + max. three Q160 modules or only the Q160 modules.) <br> - Reduce the Q160 modules to one. <br> - Make interrupt pointer setting to the second Q160 module and later. |  |  | Qn(H) |
| 2103 |  |  | RUN: | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 3} \\ \mathrm{QnPH} \end{gathered}$ |
|  |  |  | ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Qn(H) } \\ \text { QnPRH } \end{gathered}$ |
|  |  |  |  | Q00J/Q00/Q01*5 |
|  |  |  |  | $\begin{gathered} \text { Q00J/Q00/Q01*3 } \\ \text { QnU } \end{gathered}$ |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2106 | [SP.UNIT LAY ERR.] <br> - Two or more MELSECNET/H modules are mounted. <br> - Two or more CC-Link IE controller network modules are mounted. <br> - Two or more Ethernet modules are mounted. <br> -Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Reduce the number of MELSECNET/H modules to one. <br> - Reduce the number of CC-Link IE controller network modules to one. <br> - Reduce the number of Ethernet modules to one. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | Q00UJ |
|  | [SP.UNIT LAY ERR.] <br> - Five or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> - Two or more MELSECNET/H modules are mounted in the entire system. <br> - Two or more CC-Link IE controller network modules are mounted in the entire system. <br> - Two or more Ethernet modules are mounted in the entire system. <br> -Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Reduce the number of MELSECNET/H and CCLink IE controller network modules to four or less in total in the entire system. <br> - Reduce the number of MELSECNET/H modules to one in the entire system. <br> - Reduce the number of CC-Link IE controller network modules to one in the entire system. <br> - Reduce the number of Ethernet modules to one in the entire system. |  | Q00U/Q01U |
|  | [SP.UNIT LAY ERR.] <br> - Three or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> - Three or more Ethernet interface modules are mounted in the entire system. <br> ■Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset | - Reduce the MELSECNET/H and CC-Link IE controller network modules up to two or less in the entire system. <br> - Reduce the Ethernet interface modules up to two or less in the entire system. |  | Q02U |
|  | [SP.UNIT LAY ERR.] <br> - Five or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> - Five or more Ethernet interface modules are mounted in the entire system. <br> ■Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Reduce the MELSECNET/H and CC-Link IE controller network modules up to four or less in the entire system. <br> - Reduce the Ethernet interface modules up to four or less in the entire system. |  | QnU* ${ }^{\text {7 }}$ |
|  | [SP.UNIT LAY ERR.] <br> - Three or more CC-Link IE controller network modules are mounted in the entire system. <br> - Five or more MELSECNET/H and CC-Link IE controller network modules in total are mounted in the entire system. <br> ■Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Reduce the CC-Link IE controller network modules up to two or less in the entire system. <br> - Reduce the total number of the MELSECNET/H and CC-Link IE controller network modules up to four or less in the entire system. |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 6} \\ \mathrm{QnPH}^{* 9} \\ \text { QnPRH }^{* 9} \end{gathered}$ |

[^11]| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2106 | [SP. UNIT LAY ERR.] <br> - Five or more MELSECNET/H modules have been installed. <br> - Five or more Ethernet interface modules have been installed. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Reduce the number of MELSECNET/H modules to four or less. <br> - Reduce the number of Ethernet modules to four or less. | RUN: Off ERR.: Flicker CPU Status: Stop | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  | [SP. UNIT LAY ERR.] <br> - Two or more MELSECNET/H modules were installed. <br> - Two or more Ethernet modules were installed. <br> - Three or more CC-Link modules were installed. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Reduce the MELSECNET/H modules to one or less. <br> - Reduce the Ethernet modules to one or less. <br> - Reduce the CC-Link modules to two or less. |  | Q00J/Q00/Q01 |
|  | [SP. UNIT LAY ERR.] <br> - The same network number or same station number is duplicated in the MELSECNET/H network system. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Check the network number and station number. |  | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| 2107 | [SP. UNIT LAY ERR.] <br> The start X/Y set in the PLC parameter's I/O assignment settings is overlapped with the one for another module. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Make the PLC parameter's I/O assignment setting again so it is consistent with the actual status of the intelligent function module/special function modules. |  | QCPU |
| 2108 | [SP. UNIT LAY ERR.] <br> - Network module A1SJ71LP21, A1SJ71BR11, A1SJ71AP21, A1SJ71AR21, or A1SJ71AT21B dedicated for the A2USCPU has been installed. <br> - Network module A1SJ71QLP21 or A1SJ71QBR11 dedicated for the Q2AS has been installed. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Replace the network module for the A2USCPU or the network module for the Q2ASCPU with the MELSECNET/H module. |  | Qn(H) |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2110 | [SP. UNIT ERROR] <br> - The location designated by the FROM/TO instruction set is not the intelligent function module/special function module. <br> - The module that does not include buffer memory has been specified by the FROM/TO instruction. <br> - The intelligent function module/special function module, Network module being accessed is faulty. <br> - Station not loaded was specified using the instruction whose target was the CPU share memory. <br> © Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed | - Read the individual information of the error using the GX Developer, check the FROM/TO instruction that corresponds to that numerical value (program error location), and correct when necessary. <br> - The intelligent function module/special function module that was accessed is experiencing a hardware fault. Therefore, change the faulty |  | Q00J/Q00/Q01 <br> $\mathrm{Qn}(\mathrm{H})^{* 3}$ <br> QnPH <br> QnPRH <br> QnU |
| 2111 | [SP. UNIT ERROR] <br> - The location designated by a link direct device (J $\square \backslash$ ) is not a network module. <br> - The I/O module (intelligent function module/ special function module) was nearly removed, completely removed, or mounted during running. <br> -Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed | module. Alternatively, contact your local Mitsubishi representative. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: |  |
| 2112 | [SP. UNIT ERROR] <br> - The module other than intelligent function module/special function module is specified by the intelligent function module/special function module dedicated instruction. <br> Or, it is not the corresponding intelligent function module/special function module. <br> - There is no network No. specified by the network dedicated instruction. <br> Or the relay target network does not exit. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed/STOP $\rightarrow$ RUN | Read the individual information of the error using a peripheral device, and check the special function module /special function module dedicated instruction (network instruction) that corresponds to the value (program error part) to make modification. | Continue ${ }^{* 1}$ | QCPU |
| 2113 | [SP. UNIT ERROR] <br> The module other than network module is specified bythe network dedicated instruction. <br> ■Collateral information <br> - Common Information:FFFFH (fixed) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed/STOP $\rightarrow$ RUN |  |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |

*1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
*3 The function version is $B$ or later.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2114 | [SP. UNIT ERROR] <br> An instruction, which on execution specifies other stations, has been used for specifying the host CPU. (An instruction that does not allow the host CPU to be specified). <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed/ STOP $\rightarrow$ RUN | Read the individual information of the error using the GX Developer, check the program corresponding that value (program error location), and make correction. | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: Stop/Continue | $\begin{gathered} \text { Q00J/Q00/Q01 }{ }^{* 3} \\ \text { Qn }(\mathrm{H})^{* 3} \\ \text { QnPH } \\ \text { QnU } \end{gathered}$ |
| 2115 | [SP. UNIT ERROR] <br> An instruction, which on execution specifies the host CPU, has been used for specifying other CPUs. (An instruction that does not allow other stations to be specified). <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed/ STOP $\rightarrow$ RUN |  |  | $\begin{gathered} \text { Q00J/Q00/Q01*3 } \\ \text { Qn }(\mathrm{H})^{* 3} \\ \text { QnPH } \end{gathered}$ |
| 2116 | [SP. UNIT ERROR] <br> - An instruction that does not allow the under the control of another CPU to be specified is being used for a similar task. <br> - Instruction was executed for the A or QnA module under control of another CPU. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed/ STOP $\rightarrow$ RUN |  |  | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01 }{ }^{* 3} \\ \text { Qn }(H)^{* 3} \end{gathered}$ |
| 2117 | [SP. UNIT ERROR] <br> A CPU module that cannot be specified in the instruction dedicated to the multiple CPU system was specified. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed/ STOP $\rightarrow$ RUN |  |  | QnPH <br> QnU |
| 2118 | [SP. UNIT ERROR] <br> When the online module change setting is set to be "enabled" in the PLC parameter in a multiple CPU system, intelligent function module controlled by other CPU using the FROM instruction/intelligent function module device (U $\square \square G$ ) is specified. <br> -Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:Program error location <br> -Diagnostic Timing <br> - When instruction executed | - When performing the online module change in a multiple CPU system, correct the program so that access will not be made to the intelligent function module controlled by the other CPU. <br> - When accessing the intelligent function module controlled by the other CPU in a multiple CPU system, set the online module change setting to be "disabled" by parameter. |  | Qn(H) ${ }^{* 3}$ <br> QnPH <br> QnU* ${ }^{*}$ |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2120 | [SP. UNIT LAY ERR.] <br> The locations of the Q5 $\square \mathrm{B} / \mathrm{Q} 6 \square \mathrm{~B}, \mathrm{QA} 1 \mathrm{~S} 6 \square \mathrm{~B} /$ QA6 $\square \mathrm{B}$, and QA6ADP+A5 $\square \mathrm{B} / \mathrm{A} 6 \square \mathrm{~B}$ are improper. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Check the location of the base unit. |  | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn(H) } \\ \text { QnPH } \end{gathered}$ |
| 2121 | [SP. UNIT LAY ERR.] <br> The CPU module is installed to other than the CPU slot and slots 0 to 2 . <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Check the loading position of the CPU module and reinstall it at the correct slot. |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| 2122 | [SP. UNIT LAY ERR.] <br> The QA1S6 $\square$ B/QA6 $\square \mathrm{B}$ and QA6ADP+A5 $\square \mathrm{B} /$ <br> $A 6 \square B$ are used for the main base unit. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Replace the main base unit with a usable one. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  | [SP. UNIT LAY ERR.] <br> - A module is mounted on the 65th slot or later slot. <br> - A module is mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - A module is mounted on the slot whose number of I/O points exceeds 4096 points. <br> - A module is mounted on the slot whose number of I/O points strides 4096 points. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Remove the module mounted on the 65 th slot or later slot. <br> - Remove the module mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - Remove the module mounted on the slot whose number of I/O points exceeds 4096 points. <br> - Replace the module with the one whose number of occupied points does not exceed 4096 points. |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU*7 |
| 2124 | [SP. UNIT LAY ERR.] <br> - A module is mounted on after the 25th slot (on after the 17th slot for the QOOUJ). <br> - A module is mounted on the slot whose number is later than the one set in the "Base setting" on the I/O assignment tab of PLC parameter in GX Developer. <br> - A module is mounted on the slot for which I/O points greater than 1024 (greater than 256 for the QOOUJ) is assigned. <br> - A module is mounted on the slot for which I/O points is assigned from less than 1024 to greater than 1024 (from less than 256 to greater than 256 for the Q00UJ). <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Remove the module mounted on after the 25th (on after the 17th slot for the QOOUJ). <br> - Remove the module mounted on the slot whose number is later than the one set in the "Base setting" on the I/O assignment tab of PLC parameter in GX Developer. <br> - Remove the module mounted on the slot for which I/O points greater than 1024 (greater than 256 for the Q00UJ) is assigned. <br> - Replace the end module with the one whose number of occupied points is within 1024 (within 256 for the Q00UJ). |  | Q00UJ Q00U/Q01U |

*4 The function version is A.
*7 The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2124 | [SP. UNIT LAY ERR.] <br> - A module is mounted on the 37 th slot or later slot. <br> - A module is mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - A module is mounted on the slot whose number of I/O points exceeds 2048 points. <br> - A module is mounted on the slot whose number of I/O points strides 2048 points. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Remove the module mounted on the 37 th slot or later slot. <br> - Remove the module mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - Remove the module mounted on the slot whose number of I/O points exceeds 2048 points. <br> - Replace the module with the one whose number of occupied points does not exceed 2048 points. | RUN: Off ERR.: Flicker CPU Status: Stop | Q02U |
|  | [SP. UNIT LAY ERR.] <br> - A module is mounted on the 25 th slot or later slot. (The 17th slot or later slot for the Q00J.) <br> - A module is mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - A module is mounted on the slot whose number of I/O points exceeds 1024 points. (256 points for the Q00J.) <br> - A module is mounted on the slot whose number of I/O points strides 1024 points. (256 points for the Q00J.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Remove the module mounted on the 25 th slot or later slot. (The 17th slot or later slot for the Q00J.) <br> - Remove the module mounted on the slot whose number is greater than the number of slots specified at [Slots] in [Standard setting] of the base setting. <br> - Remove the module mounted on the slot whose number of I/O points exceeds 1024 points. (256 points for the Q00J.) <br> - Replace the module with the one whose number of occupied points does not exceed 1024 points. (256 points for the Q00J.) |  | Q00J/Q00/Q01 |
|  | [SP. UNIT LAY ERR.] <br> 5 or more extension base units were added. (3 bases for Q00J) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Remove 5 or more extension base units. (3 bases for Q00J) |  | Q00J/Q00/Q01 ${ }^{*}{ }^{4}$ |
| 2125 | [SP. UNIT LAY. ERR.] <br> - A module which the QCPU cannot recognise has been installed. <br> - There was no response form the intelligent function module/special function module. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Install a usable module. <br> - The intelligent function module/special function module is experiencing a hardware fault. (Contact your local Mitsubishi representative.) |  | QCPU |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2126 | [SP. UNIT LAY. ERR.] <br> CPU module locations in a multiple CPU system are either of the following. <br> - There are empty slots between the QCPU and QCPU/motion controller. <br> - A module other than the High Performance model QCPU/Process CPU (including the motion controller) is mounted on the left-hand side of the High Performance model QCPU/Process CPU. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Mount modules on the available slots so that the empty slots will be located on the right-hand side of the CPU module. <br> - Remove the module mounted on the left-hand side of the High Performance model QCPU/ Process CPU, and mount the High Performance model QCPU/Process CPU on the empty slot. Mount the motion CPU on the right-hand side of the High Performance model QCPU/Process CPU. |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 3} \\ \mathrm{QnPH} \end{gathered}$ |
| 2128 | [SP.UNIT LAY ERR.] <br> The unusable module is mounted on the extension base unit in the redundant system. <br> ■Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power-ON/ At reset | - Remove the unusable module from the extension base unit. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | QnPRH** |
| 2150 | [SP. UNIT VER. ERR.] <br> In a multiple CPU system, the control CPU of the intelligent function module incompatible with the multiple CPU system is set to other than CPU No.1. <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset/ At writing to progurammable controller | - Change the intelligent function module for the one compatible with the multiple CPU system (function version B). <br> - Change the setting of the control CPU of the intelligent function module incompatible with the multiple CPU system to CPU No.1. |  | Q00J/Q00/Q01 QnPH <br> QuU** |
| 2151 | [SP. UNIT VER. ERR.] <br> Either of the following modules incompatible with the redundant system has been mounted in a redundant system. <br> - CC-Link IE controller network modules <br> - MELSECNET/H modules <br> - Ethernet modules <br> ■Collateral information <br> - Common Information:Module No. (Slot No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ <br> At writing to progurammable controller | Use either of the following modules compatible with the redundant system. <br> - CC-Link IE controller network modules <br> - MELSECNET/H modules <br> - Ethernet modules |  | QnPRH |

*3 The function version is $B$ or later.
*6 The module whose first 5 digits of serial No. is "09012" or later.
*10 The Universal model QCPU except the Q00UJCPU.


| Error <br> Code <br> (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2221 | [RESTORE ERROR] <br> - The device information backuped by the device data backup function is incomplete. (Turning power supply OFF or reset is suspected.) <br> Do not return the data when this error occurs. Also, delete the incomplete device information at the time of this error occurrence. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | Reset the CPU module and run it again. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop | QnU |
| 2225 | [RESTORE ERROR] <br> The model name of the restoration destination CPU module is different from the one of the backup source CPU module. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> - Diagnostic Timing <br> - At power ON/ At reset | Execute a restore for the CPU module whose name is same as the backup source CPU module. |  |  |
| 2226 | [RESTORE ERROR] <br> - The backup data file is destroyed. (The content of the file is different from the check code. <br> - Reading the backup data from the memory card is not successfully completed. <br> - Since the write protect switch of the SRAM card is set to on (write inhibited), the checked "Restore for the first time only" setting cannot be performed. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/ At reset | - Execute a restore of other backup data because the backup data may be destructed. <br> - Set the write protect switch of the SRAM card to off (write enabled). |  |  |
| 2227 | [RESTORE ERROR] <br> Writing the backup data to the restoration destination drive is not successfully completed. <br> ■Collateral information <br> - Common Information:File name/Drive name <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/ At reset | Execute a restore for the other CPU module too because the CPU module may be damaged. |  |  |
| 2300 | [ICM. OPE. ERROR] <br> - A memory card was removed without switching the memory card in/out switch OFF. <br> - The memory card in/out switch is turned ON although a memory card is not actually installed. <br> ■Collateral information <br> - Common Information:Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - When memory card is inserted or removed | - Remove memory card after placing the memory card in/out switch OFF. <br> - Turn on the card insert switch after inserting a memory card. | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | Qn(H) <br> QnPH <br> QnPRH <br> QnU* ${ }^{* 11}$ |

*1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
*11 The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
|  | [ICM. OPE. ERROR] <br> - The memory card has not been formatted. <br> - Memory card format status is incorrect. <br> - The QCPU file does not exist in the Flash card. <br> ■Collateral information <br> - Common Information:Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - When memory card is inserted or removed/When memory card is inserted | - Format memory card. <br> - Reformat memory card. <br> - Write the QCPU file the Flash card | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | Qn(H) <br> QnPH <br> QnPRH <br> QnU*11 |
| 2301 | [ICM. OPE. ERROR] <br> SRAM card failure is detected. (It occurs when automatic format is not set.) <br> Writing parameters was performed duruing setting file registers. <br> ■Collateral information <br> - Common Information:Drive name <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When memory card is inserted or removed/When memory card is inserted | Format SRAM card after changing battery of SRAM card. <br> Write a parameter, which set the file register at "Not available", in CPU, and then perform the ioperation. |  | QnU*11 |
| 2302 | [ICM. OPE. ERROR] <br> A memory card that cannot be used with the CPU module has been installed. <br> ■Collateral information <br> - Common Information:Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - When memory card is inserted or removed | - Format memory card. <br> - Reformat memory card. <br> - Check memory card. |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU ${ }^{* 11}$ |
| 2400 | [FILE SET ERROR] <br> Automatic write to standard ROM was performed on the CPU module that is incompatible with automatic write to standard ROM. <br> (Memory card where automatic write to standard ROM was selected in the boot file was fitted and the parameter enable drive was set to the memory card.) <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/ At writing to progurammable controller <br> [FILE SET ERROR] <br> The file designated at the PLC file settings in the parameters cannot be found. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/ At writing to progurammable controller | - Execute automatic write to standard ROM on the CPU module which is compatible with automatic write to standard ROM. <br> - Using GX Developer, perform write of parameters and programs to standard ROM. <br> - Change the memory card for the one where automatic write to standard ROM has not been set, and perform boot operation from the memory card. <br> - Read the individual information of the error using peripheral device, check to be sure that the parameter drive name and file name correspond to the numerical values there (parameter number), and correct. <br> - Create a file created using parameters, and load it to the CPU module. | RUN: Off ERR.: Flicker CPU Status: Stop | $\mathrm{Qn}(\mathrm{H})^{*}$ <br> QnPH <br> QnPRH <br> QCPU |

[^12]| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2401 | [FILE SET ERROR] <br> Program memory capacity was exceeded by performing boot operation or automatic write to standard ROM. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/ <br> At writing to progurammable controller | - Check and correct the parameters (boot setting). <br> - Delete unnecessary files in the program memory. <br> - Choose "Clear program memory" for boot in the parameter so that boot is started after the program memory is cleared. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\mathrm{Qn}(\mathrm{H})^{* 3}$ QnPH <br> QnPRH |
|  | [FILE SET ERROR] <br> Program memory capacity was exceeded by performing boot operation. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> Diagnostic Timing <br> - At power ON/At reset/ At writing to progurammable controller |  |  | QnU |
|  | [FILE SET ERROR] <br> The file specified by parameters cannot be made. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/ At writing to progurammable controller | - Read the individual information of the error using the peripheral device, check to be sure that the parameter drive name and file name correspond to the numerical values there (parameter number), and correct. <br> - Check the space remaining in the memory card. |  | QCPU |
|  | [FILE SET ERROR] <br> - Although setting is made to use the device data storage file, there is no empty capacity required for creating the device data storage file in the standard ROM. <br> - When the latch data backup function (to standard ROM) is used, there is no empty capacity required for storing backup data in standard ROM. (The parameter number " $\mathrm{FFFF}_{\mathrm{H}}$ " is displayed for the error individual information.) <br> - Standard RAM capacity is insufficient that error history of the module cannot be stored. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/ At writing to progurammable controller | Secure the empty capacity of the standard ROM. |  | QnU |
| 2410 | [FILE OPE. ERROR] <br> - The specified program does not exist in the program memory. <br> This error may occur when the ECALL, EFCALL, PSTOP, PSCAN, POFF or PLOW instruction is executed. <br> - The specified file does not exist. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Program error location <br> ■Diagnostic Timing <br> - When instruction executed | - Read the individual information of the error using the peripheral device, check to be sure that the program corresponds to the numerical values there (program location), and correct. Create a file created using parameters, and load it to the CPU module. <br> - In case a specified file does not exist, write the file to a target memory and/or check the file specified with the instruction again. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | Qn(H) <br> QnPH <br> QnPRH <br> QnU |

*1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
*3 The function version is B or later.


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2501 | [CAN'T EXE. PRG.] <br> There are multiple program files although "none" has been set at the PLC parameter program settings. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN | Edit the PLC parameter program setting to "yes". Alternatively, delete unneeded programs. |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  | [CAN'T EXE. PRG.] <br> - There are three or more program files. <br> - The program name differs from the program contents. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN | - Delete unnecessary program files. <br> - Match the program name with the program contents. |  | Q00J/Q00/Q01 |
| 2502 | [CAN'T EXE. PRG.] <br> The program file is incorrect. <br> Alternatively, the file contents are not those of a sequence program. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN | Check whether the program version is * * *.QPG, and check the file contents to be sure they are for a sequence program. | RUN: Off | QCPU |
|  | [CAN'T EXE. PRG.] <br> The program file is not the one for the redundant CPU. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN | Create a program using GX Developer or PX Developer for which the PLC type has been set to the redundant CPU (Q12PRH/Q25PRH), and write it to the CPU module. | ERR.: <br> Flicker <br> CPU Status: Stop | QnPRH |
| 2503 | [CAN'T EXE. PRG.] <br> There are no program files at all. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN | - Check program configuration. <br> - Check parameters and program configuration. |  | QCPU |
| 2504 | [CAN'T EXE. PRG.] <br> Two or more SFC normal programs or control programs have been designated. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN |  |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  | [CAN'T EXE. PRG.] <br> There are two or more SFC programs. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ STOP $\rightarrow$ RUN | Reduce the SFC programs to one. |  | Q00J/Q00/Q01*3 |


| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 2700 | [REMOTE PASS.FAIL] <br> The count of remote password mismatches reached the upper limit. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Check for illegal accesses. If any illegal access is identified, take actions such as disabling communication of the connection. <br> If no illegal access is identified, clear the error and perform the following. (Clearing the error also clears the count of remote password mismatches.) <br> - Check if the remote password sent is correct. <br> - Check if the remote password has been locked. <br> - Check if concurrent access was made from multiple devices to one connection by UDP. <br> - Check if the upper limit of the remote password mismatch count is too low. | RUN: <br> ON <br> ERR.: <br> ON <br> CPU Status: Continue | Qnu** |
| 2710 | [SNTP OPE.ERROR] <br> Time setting failed when the programmable controller was powered ON or reset. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When time setting function is executed | - Check if the time setting function is set up correctly. <br> - Check if the specified SNTP server is operating normally, or if any failure has occurred on the network connected to the specified SNTP server computer. | RUN: <br> Off/ON <br> ERR.: <br> Flicker/ON <br> CPU Status: Stop/Continue |  |

### 12.1.5 Error code list (3000 to 3999)

The following shows the error messages from the error code 3000 to 3999, the contents and causes of the errors, and the corrective actions for the errors.

| Error <br> Code <br> (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3000 | [PARAMETER ERROR] <br> In a multiple CPU system, the intelligent function module under control of another CPU is specified in the interrupt pointer setting of the PLC parameter. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | - Specify the head I/O number of the intelligent function module under control of the host CPU. <br> - Delete the interrupt pointer setting of the parameter. |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \mathrm{QnPH} \\ \mathrm{QnU}^{* 10} \end{gathered}$ |
|  | [PARAMETER ERROR] <br> The PLC parameter settings for timer time limit setting, the RUN-PAUSE contact, the common pointer number, general data processing, number of empty slots, system interrupt settings, baud rate setting, and service processing setting are outside the range that can be used by the CPU module. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | - Read the individual information of the error using the peripheral device, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Rewrite corrected parameters to the CPU module, reload the CPU power supply and/or reset the module. <br> - If the same error occurs, it is thought to be a hardware error. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |
|  | [PARAMETER ERROR] <br> In a program memory check, the check capacity has not been set within the range applicable for the CPU module. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller |  |  | $\begin{gathered} \text { QnPH } \\ \text { QnPRH }{ }^{* 5} \end{gathered}$ |
|  | [PARAMETER ERROR] <br> The parameter settings in the error individual information (special register SD16) are illegal. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller |  |  | QCPU |
|  | [PARAMETER ERROR] <br> The ATA card is set to the memory card slot when the specified drive for the file register is set to "memory card (ROM)" and [Use the following file] or [Use the same file name as the program] (either one is allowed) is set in the PLC file setting. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller |  |  | QnU*11 |

[^13]| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3001 | [PARAMETER ERROR] <br> The parameter settings are corrupted. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ At writing to progurammable controller | - Read the individual information of the error using the peripheral device, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Rewrite corrected parameters to the CPU module, reload the CPU power supply and/or reset the module. <br> - If the same error occurs, it is thought to be a hardware error. (Contact your local Mitsubishi representative.) |  | QCPU |
| 3002 | [PARAMETER ERROR] <br> When "Use the following file" is selected for the file register in the PLC file setting of the PLC parameter dialog box, the specified file does not exist although the file register capacity has been set. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | - Read the individual information of the error using the peripheral device, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Rewrite corrected parameters to the CPU module, reload the CPU power supply and/or reset the module. <br> - If the same error occurs, it is thought to be a hardware error. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | Qn(H) <br> QnPH <br> QnPRH |
|  | [PARAMETER ERROR] <br> When [Use the following file] is set for the file register in the PLC file setting of the PLC parameter dialog box and the capacity of file register is not set, the file register file does not exist in the specified target memory. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller |  |  | QnU ${ }^{* 10}$ |
|  | [PARAMETER ERROR] <br> When [Use the following file.] is set for the device data storage file in [PLC file] of [PLC parameter], and [Capacity] is not set, the device data storage file does not exist in the target memory. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller |  |  | QnU |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
|  | [PARAMETER ERROR] <br> The automatic refresh range of the multiple CPU system exceeded the file register capacity. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - When an END instruction executed | Change the file register file for the one refreshenabled in the whole range. |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \mathrm{QnPH} \\ \mathrm{QnU}^{* 10} \end{gathered}$ |
| 3003 | [PARAMETER ERROR] <br> The number of devices set at the PLC parameter device settings exceeds the possible CPU module range. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> ■Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | - Read the individual information of the error using the peripheral device, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - If the error is still generated following the correction of the parameter settings, the possible cause is the memory errorm of the CPU module's program memory or the memory card. (Contact your local Mitsubishi representative.) |  | QPU |
| 3004 | [PARAMETER ERROR] <br> The parameter file is incorrect. Alternatively, the contents of the file are not parameters. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Check whether the parameter file version is $* * *$.QPA, and check the file contents to be sure they are parameters. | RUN: Off ERR.: Flicker |  |
| 3005 | [PARAMETER ERROR] <br> The contents of the parameter are broken. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-ON/ At reset/ STOP $\rightarrow$ RUN | - Read the individual information of the error using the peripheral device, check the parameter item corresponding to the numerical value (parameter No.), and correct it. <br> - Write the modified parameter items to the CPU module again, and power-on the Programmable Controller or reset the CPU module. <br> - When the same error occurs again, the hardware is faulty. Contact your local Mitsubishi representative, explaining a detailed description of the problem. | CPU Status: Stop | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 7} \\ \mathrm{QnPH}^{* 9} \\ \mathrm{QnPRH}^{* 9} \end{gathered}$ |
| 3006 | [PARAMETER ERROR] <br> - The high speed interrupt is set in a Q02CPU. <br> - The high speed interrupt is set in a multiple CPU system. <br> - The high speed interrupt is set when aQA1S6 $\square \mathrm{B}$ or QA6 $\square \mathrm{B}$ is used. <br> - No module is installed at the I/O address designated by the high speed interrupt. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | - Delete the setting of the Q02CPU' s high speed interrupt. To use high speed interrupts, change the CPU module to one of the Q02H/Q06H/ Q12H/Q25HCPU. <br> - To use a multiple CPU system, delete the setting of the high-speed interrupt. To use high speed interrupts, change the system to a single CPU system. <br> - To use either the QA1S6 $\square$ B or QA6 $\square \mathrm{B}$, delete the setting of the high speed interrupt. To use high speed interrupts, do not use the QA1S6 $\square$ B/ QA6 $\square$ B. <br> - Re-examine the I/O address designated by the high speed interrupt setting. |  | $\mathrm{Qn}(\mathrm{H})^{*}{ }^{\text {a }}$ |



| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3013 | [PARAMETER ERROR] <br> Multiple CPU auto refresh setting is any of the followings in a multiple CPU system. <br> - When a bit device is specified as a refresh device, a number other than a multiple of 16 is specified for the refresh-starting device. <br> - The device specified is other than the one that may be specified. <br> - The number of send points is an odd number. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Check the following in the multiple CPU auto refresh setting and make correction. <br> - When specifying the bit device, specify a multiple of 16 for the refresh starting device. <br> - Specify the device that may be specified for the refresh device. <br> - Set the number of send points to an even number. |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \mathrm{QnPH} \end{gathered}$ |
|  | [PARAMETER ERROR] <br> In a multiple CPU system, the multiple CPU auto refresh setting is any of the following. <br> - The total number of transmission points is greater than the maximum number of refresh points. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Check the following in the multiple CPU auto refresh setting and make correction. <br> - The total number of transmission points is within the maximum number of refresh points. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop | Q00/Q01* ${ }^{*}$ |
|  | [PARAMETER ERROR] <br> In a multiple CPU system, the multiple CPU auto refresh setting is any of the following. <br> - The device specified is other than the one that may be specified. <br> - The number of send points is an odd number. <br> - The total number of send points is greater than the maximum number of refresh points. <br> - The setting of the refresh range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ At writing to progurammable controller | Check the following in the multiple CPU auto refresh setting and make correction. <br> - Specify the device that may be specified for the refresh device. <br> - Set the number of send points to an even number. <br> - Set the total number of send points within the range of the maximum number of refresh points. <br> - Set the refresh range so that it does not cross over the boundary between the internal user device and the extended data register (D) or extended link register (W). |  | QnU*10 |
| 3014 | [PARAMETER ERROR] <br> - In a multiple CPU system, the online module change parameter (multiple CPU system parameter) settings differ from those of the reference CPU. <br> - In a multiple CPU system, the online module change setting is enabled although the CPU module mounted does not support online module chang parameter. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ At writing to progurammable controller | - Match the online module change parameter with that of the reference CPU. <br> - If the CPU module that does not support online module change is mounted, replace it with the CPU module that supports online module change. |  | Qn(H) QnPH QnU* ${ }^{\text {* }}$ |

*1 The function version is $B$ or later.
*8 The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*10 The Universal model QCPU except the Q00UJCPU.

| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3015 | [PARAMETER ERROR] <br> In a multiple CPU system configuration, the CPU verified is different from the one set in the parameter setting. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number/CPU No. <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Read the individual information of the error using the peripheral device, check the parameter item corresponding to the numerical value (parameter No./CPU No.) and parameter of target CPU, and correct them. | RUN: <br> Off ERR.: Flicker <br> CPU Status: Stop | QnU** |
| 3016 | [PARAMETER ERROR] <br> The CPU module incompatible with multiple CPU synchronized boot-up is set as the target for the synchronized boot-up in the [Multiple CPU synchronous startup setting]. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number/ CPU No. <br> -Diagnostic Timing <br> - At power ON/ At reset/ At writing to progurammable controller | Delete the CPU module incompatible with multiple CPU synchronized boot-up from the setting. |  |  |
| 3040 | [PARAMETER ERROR] <br> The parameter file is damaged. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | With GX Developer, write [PLC parameter/Network parameter/Remote password] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be hardware error. (Contact your local Mitsubishi representative.) |  |  |
| 3041 | [PARAMETER ERROR] <br> Parameter file of intelligent function module is damaged. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | With GX Developer, write [Intelligent function module parameter] to a valid drive to write the parameters then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be a hardware error. (Contact your local Mitsubishi representative.) |  | $\mathrm{Qn}(\mathrm{H})^{* 5}$ |
| 3042 | [PARAMETER ERROR] <br> The system file that have stored the remote password setting information is damaged. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - With GX Developer, write [PLC parameter/ Network parameter/Remote password] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be a hardware error. (Contact your local Mitsubishi representative.) <br> - When a valid drive for parameter is set to other than [program memory], set the parameter file (PARAM) at the boot file setting to be able to transmit to the program memory. With GX Developer, write [PLC parameter/ Network parameter/Remote password] to a valid drive then reload the power supply for system and/or reset the CPU module. If the same error occurs, it is thought to be hardware error. (Contact your local Mitsubishi representative.) |  | QnPH ${ }^{*}$ QnPRH*5 |


*7 The module whose first 5 digits of serial No. is "09012" or later.
*9 The module whose first 5 digits of serial No. is "10042" or later.

## [LINK PARA. ERROR]

- Although the CC-Link IE controller network module is mounted, network parameter for the CC-Link IE controller network module is not set.
- Although the CC-Link IE controller network and MELSECNET/H modules are mounted, network parameter for the MELSECNET/H module is not set.


## -Collateral information

- Common Information:File name/ Drive name
- Individual Information:Parameter number
-Diagnostic Timing
- At power-ON/ At reset/ STOP $\rightarrow$ RUN
[LINK PARA. ERROR]
In a multiple CPU system, the MELSECNET/H
under control of another CPU is specified as the head I/O number in the network setting parameter of the MELSECNET/H.


## -Collateral information

- Common Information:File name/ Drive name
- Individual Information:Parameter number


## ■Diagnostic Timing

- At power ON/At reset/STOP $\rightarrow$ RUN
[LINK PARA. ERROR]
The network parameter of the MELSECNET/H
operating as the normal station is overwritten to the control station.
Or, the network parameter of the MELSECNET/H operating as the control station is overwritten to the normal station. (The network parameter is updated on the module by resetting.)
■Collateral information
- Common Information:File name/ Drive name
- Individual Information:Parameter number


## -Diagnostic Timing

- At power ON/At reset/STOP $\rightarrow$ RUN


## [LINK PARA. ERROR]

- The number of modules actually mounted is different from that is set in Network parameter for MELSECNET/H.
- The head I/O number of actually installed modules is different from that designated in the network parameter of MELSECNET/H.
- Some data in the parameters cannot be handled.
- The network type of MELSECNET/H is overwritten during power-on. (When changing the network type, switch RESET to RUN.)
- The mode switch of MELSECNET/H module ${ }^{* 5}$ is outside the range.
■Collateral information
- Common Information:File name/ Drive name
- Individual Information:Parameter number

■Diagnostic Timing

- At power ON/At reset/STOP $\rightarrow$ RUN

- Check the network parameter and actual mounting status, and if they differ, make them matched. When network parameters are modified, write them to the CPU module.
- Check the setting of extension base unit stage number.
- Check the connection status of extension base unit and extension cable. When the GOT is busconnected to the main base unit or extension base unit, also check its connection status. If an error occurs even after performing the above checks, the hardware may be faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.)
- Delete the MELSECNET/H network parameter of the MELSECNET/H under control of another CPU.
- Change the setting to the head I/O number of the MELSECNET/H under control of the host CPU.

Reset the CPU module.

- Check the network parameters and actual mounting status, and if they differ, make them matched.
If any network parameter has been corrected, write it to the CPU module.
- Check the extension base unit stage No. setting.
- Check the connection status of the extension base units and extension cables.
When the GOT is bus-connected to the main base unit and extension base units, also check the connection status.
If the error occurs after the above checks, the possible cause is a hardware fault. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.)
- Set the mode switch of MELSECNET/H module ${ }^{* 5}$ within the range.


| Error <br> Code <br> (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3101 | [LINK PARA. ERROR] <br> The link refresh range exceeded the file register capacity. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - When an END instruction executed | Change the file register file for the one that enables entire range refresh. |  | $\mathrm{Qn}(\mathrm{H})^{* 1}$ <br> QnPH <br> QnPRH <br> QnU** |
|  | [LINK PARA. ERROR] <br> - When the station number of the MELSECNET/H module is 0 , the PLC-to-PLC network parameter has been set. <br> - When the station number of the MELSECNET/H module is other than 0 , the remote master parameter setting has been made. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Correct the type or station number of the MELSECNET/H module in the network parameter to meet the used system. |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  | [LINK PARA. ERROR] <br> The refresh parameter for the CC-Link IE controller network is outside the range. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Check the network parameters and mounting status, and if they differ, match the network parameters and mounting status. If any network parameter has been corrected, write it to the CPU module. <br> - Confirm the setting of the number of extension stages of the extension base units. <br> - Check the connection status of the extension base units and extension cables. <br> When the GOT is bus-connected to the main base unit and extension base units, also check their connection status. <br> If the error occurs after the above checks, the cause is a hardware fault. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 7} \\ \mathrm{QnPH}^{* 9} \\ \text { QnPRH*9} \\ \text { QnU } \end{gathered}$ |
|  | [LINK PARA. ERROR] <br> - The network No. specified by a network parameter is different from that of the actually mounted network. <br> - The head I/O No. specified by a network parameter is different from that of the actually mounted I/O unit. <br> - The network class specified by a network parameter is different from that of the actually mounted network. <br> - The network refresh parameter of the MELSECNET/H, MELSECNET/10 is out of the specified area. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  | QCPU |
|  | [LINK PARA. ERROR] <br> A multi-remote I/O network was configured using a module that does not support the MELSECNET/H multi-remote I/O network. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Use a module that supports the MELSECNET/H multi-remote I/O network. |  | QnPH |

*1 The function version is $B$ or later.
*7 The module whose first 5 digits of serial No. is "09012" or later.
*9 The module whose first 5 digits of serial No. is "10042" or later.
*10 The Universal model QCPU except the Q00UJCPU.


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3102 | [LINK PARA. ERROR] <br> A CC-Link IE controller network parameter error was detected. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. <br> - If the error occurs after correction, it suggests a hardware fault. (Contact your local Mitsubishi representative.) | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 7} \\ \mathrm{QnPH}^{* 9} \\ \mathrm{QnPRH}^{* 9} \\ \mathrm{QnU} \end{gathered}$ |
|  | [LINK PARA. ERROR] <br> - The network module detected a network parameter error. <br> - A MELSECNET/H network parameter error was detected. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  | QCPU |
|  | [LINK PARA. ERROR] <br> The station No. specified in pairing setting are not correct. <br> - The stations are not numbered consecutively. <br> - Pairing setting has not been made for the CPU module at the normal station. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Refer to the troubleshooting of the network module, and if the error is due to incorrect pairing setting, reexamine the pairing setting of the network parameter. |  | QnPRH |
|  | [LINK PARA. ERROR] <br> The CC-Link IE controller network module whose first 5 digits of serial No. is "09041" or earlier is mounted. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Mount the CC-Link IE controller network module whose first 5 digits of serial No. is " 09042 " or later. |  | QnU |
|  | [LINK PARA. ERROR] <br> Group cyclic function in CC-Link IE controller network that does not correspond to group cyclic function is set. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Set group cyclic function in function version $D$ or later of CC-Link IE controller network. |  | QnU* ${ }^{*}$ |
|  | [LINK PARA. ERROR] <br> Paring setting in CC-Link IE controller network modules installed in CPUs except for redundant CPUs was performed. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Examine the paring setting for the network parameter in the control staion. |  | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn }(\mathrm{H})^{* 9} \\ \text { QnPH }^{* 9} \\ \text { QnU }^{* 9} \end{gathered}$ |

[^14]*9 The module whose first 5 digits of serial No. is "10042" or later.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3102 | [LINK PARA. ERROR] <br> - LB/LW own station send range at LB/LW4000 or later was set. <br> - LB/LW setting (2) was performed. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Examine the network range assignments for the network parameter in the control station. |  | Q00J/Q00/Q01 |
| 3103 | [LINK PARA. ERROR] <br> In a multiple CPU system, Ethernet interface module under control of another station is specified to the start I/O number of the Ethernet network parameter. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Delete the Ethernet network parameter of Ethernet interface module under control of another station. <br> - Change the setting to the start I/O number of Ethernet interface module under control of the host station. |  | $\begin{gathered} \text { Q00/Q01*1 } \\ \text { Qn(H) }{ }^{* 1} \\ \text { QnPH } \\ \text { QnU*10 } \end{gathered}$ |
|  | [LINK PARA. ERROR] <br> - Although the number of modules has been set to one or greater number in the Ethernet module count parameter setting, the number of actually mounted module is zero. <br> - The start I/O No. of the Ethernet network parameter differs from the I/O No. of the actually mounted module. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. <br> - If the error occurs after correction, it suggests a hardware fault. (Contact your local Mitsubishi representative.) | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | QCPU |
|  | [LINK PARA. ERROR] <br> - Ethernet module whose network type is set to "Ethernet (main base)" is mounted on the extension base unit in the redundant system. <br> - Ethernet module whose network type is set to "Ethernet (extension base)" is mounted on the main base unit in the redundant system. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  | QnPRH** |
| 3104 | [LINK PARA. ERROR] <br> - The Ethernet, MELSECNET/H and MELSECNET/10 use the same network number. <br> - The network number, station number or group number set in the network parameter is out of range. <br> - The specified I/O number is outside the range of the used CPU module. <br> - The Ethernet-specific parameter setting is not normal. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. <br> - If the error occurs after correction, it suggests a hardware fault. (Contact your local Mitsubishi representative.) |  | QCPU |

[^15]| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SDO) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3105 | [LINK PARA. ERROR] <br> In a multiple CPU system, the CC-Link module under control of another station is specified as the head I/O number of the CC-Link network parameter. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Delete the CC-Link network parameter of the CC-Link module under control of another station. <br> - Change the setting to the start I/O number of the CC-Link module under control of the host station. |  | $\begin{gathered} \text { Q00/Q01** } \\ \text { Qn(H) }{ }^{* 1} \\ \text { QnPH } \\ \text { QnU*10 } \end{gathered}$ |
|  | [LINK PARA. ERROR] <br> - Though the number of CC-Link modules set in the network parameters is one or more, the number of actually mounted modules is zero. <br> - The start I/O number in the common parameters is different from that of the actually mounted module. <br> - The station type of the CC-Link module count setting parameters is different from that of the actually mounted station. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Correct and write the network parameters. <br> - If the error occurs after correction, it suggests a hardware fault. (Contact your local Mitsubishi representative.) | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | QCPU |
|  | [LINK PARA. ERROR] <br> - CC-Link module whose station type is set to "master station (compatible with redundant function)" is mounted on the extension base unit in the redundant system. <br> - CC-Link module whose station type is set to "master station (extension base)" is mounted on the main base unit in the redundant system. <br> -Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  | QnPRH** |

*1 The function version is $B$ or later.
*7 The module whose first 5 digits of serial No. is "09012" or later.
*10 The Universal model QCPU except the Q00UJCPU.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3106 | [LINK PARA. ERROR] <br> The CC-Link link refresh range exceeded the file register capacity. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - When an END instruction executed | Change the file register file for the one refreshenabled in the whole range. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | Qn(H) ${ }^{* 1}$ <br> QnPH <br> QnPRH <br> QnU |
|  | [LINK PARA. ERROR] <br> The network refresh parameter for CC-Link is out of range. <br> -Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Check the parameter setting. |  | QCPU |
|  | [LINK PARA. ERROR] <br> The setting of the network refresh range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Set the network refresh range so that it does not cross over the boundary between the internal user device and the extended data register (D) or extended link register (W). |  | QnU |
| 3107 | [LINK PARA. ERROR] <br> - The CC-Link parameter setting is incorrect. <br> - The set mode is not allowed for the version of the mounted CC-Link module. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Check the parameter setting. |  | QCPU |
| 3200 | [SFC PARA. ERROR] <br> The parameter setting is illegal. <br> - Though Block 0 was set to "Automatic start" in the SFC setting of the PLC parameter dialog box, Block 0 does not exist. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. |  | $\begin{gathered} \text { Q00J/Q00/Q01*1 }^{* 1} \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 3201 | [SFC PARA. ERROR] <br> The block parameter setting is illegal. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3202 | [SFC PARA. ERROR] <br> The number of step relays specified in the device setting of the PLC parameter dialog box is less than that used in the program. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop | Qn(H) <br> QnPH <br> QnPRH |
| 3203 | [SFC PARA. ERROR] <br> The execution type of the SFC program specified in the program setting of the PLC parameter dialog box is other than scan execution. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-ON/ At reset/ STOP $\rightarrow$ RUN ${ }^{* 3}$ |  |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 3300 | [SP. PARA ERROR] <br> The start I/O number in the intelligent function module parameter set on GX Configurator differs from the actual I/O number. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number* ${ }^{*}$ <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Check the parameter setting. |  | QCPU |
| 3301 | [SP. PARA ERROR] <br> - The refresh setting of the intelligent function module exceeded the file register capacity. <br> - The intelligent function module set in GX Configurator differs from the actually mounted module. <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number ${ }^{* 2}$ <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ At writing to progurammable controller | - Change the file register file for the one which allows refresh in the whole range. <br> - Check the parameter setting. |  | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) }{ }^{* 1} \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
|  | [SP. PARA ERROR] <br> The intelligent function module's refresh parameter setting is outside the available range. <br> -Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number*2 <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Check the parameter setting. |  | QCPU |
|  | [SP. PARA ERROR] <br> The setting of the refresh parameter range crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W). <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number*2 <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Set the refresh parameter range so that it does not cross over the boundary between the internal user device and the extended data register ( D ) or extended link register (W). |  | QnU |

[^16]| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3302 | [SP. PARA ERROR] <br> The intelligent function module's refresh parameter are abnormal. <br> -Collateral information <br> - Common Information:File name <br> - Individual Information:Parameter number*2 <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | Check the parameter setting. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: <br> Stop | QCPU |
| 3303 | [SP. PARA ERROR] <br> In a multiple CPU system, the automatic refresh setting or other parameter setting was made to the intelligent function module under control of another station. <br> ■Collateral information <br> - Common Information:File name/ Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power-On/ At reset/ STOP $\rightarrow$ RUN/ <br> At writing to progurammable controller | - Delete the automatic refresh setting or other parameter setting of the intelligent function module under control of another CPU. <br> - Change the setting to the automatic refresh setting or other parameter setting of the intelligent function module under control of the host CPU. |  | $\begin{gathered} \text { Q00/Q01**1 } \\ \text { Qn(H) }{ }^{* 1} \\ \text { QnPH } \\ \text { QnU*10 } \end{gathered}$ |
| 3400 | [REMOTE PASS. ERR.] <br> The head I/O number of the target module of the remote password is set to other than $\mathrm{OH}_{\mathrm{H}}$ to $\mathrm{OFFO}_{\mathrm{H}}$. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Change the head I/O number of the target module to be within the $\mathrm{O}_{\mathrm{H}}$ to $0 \mathrm{FFO} \mathrm{O}_{\mathrm{r}}$ range. |  | $\mathrm{Qn}(\mathrm{H})^{* 1}$ <br> QnPH <br> QnPRH <br> QnU* ${ }^{*}$ |
|  | [REMOTE PASS. ERR.] <br> The head I/O number of the target module of the remote password is set to other than $\mathrm{OH}_{\mathrm{H}}$ to 07EOH. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Change the head I/O number of the target module to be within the 0 H to $07 \mathrm{E} \mathrm{O}_{\mathrm{r}}$ range. |  | Q02U |
|  | [REMOTE PASS. ERR.] <br> The head I/O number of the target module of the remote password is outside the following range. <br> - Q00JCPU: $0_{\text {н }}$ to 1 EOH <br> - Q00CPU/Q01CPU: $0_{\text {н }}$ to $3 E 0$ н <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Change the head I/O number of the target module of the remote password for the number within the following range. <br> - Q00JCPU: Ohto 1E0н <br> - Q00CPU/Q01CPU: Oн to 3E0н |  | Q00J/Q00/Q01 ${ }^{* 1}$ |

[^17]| Error <br> Code <br> (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 3401 | [REMOTE PASS. ERR.] <br> Position specified as the head I/O number of the remote password file is incorrect due to one of the following reasons: <br> - Module is not loaded. <br> - Other than a the intelligent function module (I/O module) <br> - Intelligent function module other than serial communication module, modem interface module or Ethernet module <br> - Serial communication module or Ethernet module of function version A <br> The intelligent function module where remote password is available is not mounted. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Mount serial communication module, modem interface module or Ethernet module of function version $B$ or later in the position specified in the head I/O No. of the remote password file. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | $\mathrm{Qn}(\mathrm{H})^{* 1}$ <br> QnPH <br> QnPRH <br> QnU |
|  | [REMOTE PASS. ERR.] <br> Any of the following modules is not mounted on the slot specified for the head I/O number of the remote password. <br> - Serial communication module of function version B or later <br> - Ethernet module of function version B or later <br> - Modem interface module of function version B or later <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Mount any of the following modules in the position specified for the head I/O number of the remote password. <br> - Serial communication module of function version B or later <br> - Ethernet module of function version B or later <br> - Modem interface module of function version B or later |  | Q00J/Q00/Q01** |
|  | [REMOTE PASS. ERR.] <br> Serial communication module, modem interface module or Ethernet module of function version B or later controlled by another CPU was specified in a multiple CPU system. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | - Change it for the Ethernet module of function version B or later connected by the host CPU. <br> - Delete the remote password setting. |  | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{* 1} \\ & \mathrm{QnPH} \\ & \mathrm{QnU}^{* 10} \end{aligned}$ |

*1 The function version is B or later.
*10 The Universal model QCPU except the Q00UJCPU

### 12.1.6 Error code list (4000 to 4999)

The following shows the error messages from the error code 4000 to 4999, the contents and causes of the errors, and the corrective actions for the errors.

| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4000 | [INSTRCT. CODE ERR] <br> - The program contains an instruction code that cannot be decoded. <br> - An unusable instruction is included in the program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN When instruction executed |  |  | QCPU |
| 4001 | [INSTRCT. CODE ERR] <br> The program contains a dedicated instruction for SFC although it is not an SFC program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN When instruction executed |  |  | $\begin{gathered} \text { Q00J/Q00/Q01*2 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 4002 | [INSTRCT. CODE ERR] <br> - The name of dedicated instruction specified by the program is incorrect. <br> - The dedicated instruction specified by the program cannot be executed by the specified module. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN When instruction executed | Read the common information of the error using a peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: Off ERR.: Flicker <br> CPU Status: Stop |  |
| 4003 | [INSTRCT. CODE ERR] <br> The number of devices for the dedicated instruction specified by the program is incorrect. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN <br> When instruction executed |  |  | QCPU |
| 4004 | [INSTRCT. CODE ERR] <br> The device which cannot be used by the dedicated instruction specified by the program is specified. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN <br> When instruction executed |  |  |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4010 | [MISSING END INS.] <br> There is no END (FEND) instruction in the program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN | Read the common information of the error using a peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |
| 4020 | [CAN'T SET(P)] <br> The total number of internal file pointers used by the program exceeds the number of internal file pointers set in the parameters. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 4021 | [CAN'T SET(P)] <br> - The common pointer Nos. assigned to files overlap. <br> - The local pointer Nos. assigned to files overlap. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  | QCPU |
| 4030 | [CAN'T SET(I)] <br> The allocation pointer Nos. assigned by files overlap. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset/STOP $\rightarrow$ RUN |  |  |  |
| 4100 | [OPERATION ERROR] <br> The instruction cannot process the contained data. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed |  | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue*1 | QCPU |
|  | [OPERATION ERROR] <br> Access error of ATA card occurs by <br> SP.FREAD/SP.FWRITE instructions. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Take measurements against noise. <br> - Reset and restart the CPU module. When the same error is displayed again, the ATA card has hardware failure. (Please consult your local Mitsubishi service center or representative, explaining a detailed description of the problem.) |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU*11 |
|  | [OPERATION ERROR] <br> The file being accessed by other functions with SP.FWRITE instruction was accessed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Stop the file accessed with other functions to execute SP.FWRITE instruction. <br> - Stop the access with othrer functions and the SP.FWRITE instructuion to execute at same time. |  | QnU*11 |

*1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
*11 The Universal model QCPU except the Q00UJCPU Q00UCPU, and Q01UCPU

| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| (20) | [OPERATION ERROR] <br> - The number of setting data dealt with the instruction exceeds the applicable range. <br> - The storage data and constant of the device specified by the instruction exceeds the applicable range. <br> - When writing to the host CPU shared memory, the write prohibited area is specified for the write destination address. <br> - The range of storage data of the device specified by the instruction is duplicated. <br> - The device specified by the instruction exceeds the range of the number of device points. <br> - The interrupt pointer No. specified by the instruction exceeds the applicable range. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | QCPU |
|  | [OPERATION ERROR] <br> - The storage data of file register specified by the instruction exceeds the applicable range. Or, file register is not set. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | QnU*10 |
|  | [OPERATION ERROR] <br> - The block data that crosses over the boundary between the internal user device and the extended data register (D) or extended link register is specified (including 32-bit binary, real number (single precision, double precision), indirect address, and control data) <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | QnU |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4102 | [OPERATION ERROR] <br> In a multiple CPU system, the link direct device (J $\square \backslash$ ) was specified for the network module under control of another station. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | - Delete from the program the link direct device which specifies the network module under control of another CPU. <br> - Using the link direct device, specify the network module under control of the host CPU. |  | $\begin{gathered} \text { Q00/Q01*2 } \\ \text { Qn(H) }{ }^{* 2} \\ \text { QnPH } \\ \text { QnU*10 } \end{gathered}$ |
|  | [OPERATION ERROR] <br> - The network No. or station No. specified for the dedicated instruction is wrong. <br> - The link direct device ( $\mathrm{J} \square \square$ ) setting is incorrect. <br> - The module No./ network No./number of character strings exceeds the range that can be specified. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue* ${ }^{*}$ | QCPU |
|  | [OPERATION ERROR] <br> - The specification of character string (" ") specified by dedicated instruction cannot be used for the character string. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | QnU |
| 4103 | [OPERATION ERROR] <br> The configuration of the PID dedicated instruction is incorrect. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | $\begin{gathered} \text { Q00J/Q00/ } \\ \text { Q01² } \\ \text { Qn(H) } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 4105 | [OPERATION ERROR] PLOADP/PUNLOADP/PSWAPP instructins were executed while setting program memory check. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Delete the program memory check setting. <br> - When using the program memory check, delete PLOADP/PUNLOADP/PSWAPP instructions. |  | QnPH*5 |
| 4107 | [OPERATION ERROR] <br> 33 or more multiple CPU dedicated instructions were executed from one CPU module. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Using the multiple CPU dedicated instruction completion bit, provide interlocks to prevent one CPU module from executing 33 or more multiple CPU dedicated instructions. |  | $\begin{gathered} \text { Q00/Q01*2 } \\ \text { Qn(H) }{ }^{* 2} \\ \text { QnPH } \\ \text { Q00U/Q01U } \\ \text { Q02U } \end{gathered}$ |

[^18]| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4109 | [OPERATION ERROR] <br> With high speed interrupt setting PR, PRC, UDCNT1, UDCNT2, PLSY or PWM instruction is executed. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Delete the high-speed interrupt setting. When using high-speed interrupt, delete the PR, PRC, UDCNT1, UDCNT2, PLSY and PWM instructions. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue*1 | Qn(H) ${ }^{*}$ |
| 4111 | [OPERATION ERROR] <br> An attempt was made to perform write/read to/from the CPU shared memory write/read disable area of the host station CPU module with the instruction. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using GX Developer, and check and correct the error step corresponding to that value (program error location). |  | $\begin{gathered} \text { Q00/Q01*2 } \\ \text { QnU } \end{gathered}$ |
| 4112 | [OPERATION ERROR] <br> The CPU module that cannot be specified with the multiple CPU dedicated instruction was specified. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | $\begin{gathered} \text { Q00/Q01 }{ }^{* 2} \\ \text { QnU }^{* 10} \end{gathered}$ |
| 4113 | [OPERATION ERROR] <br> - When the SP.DEVST instruction is executed, the number of writing to the standard ROM of the day exceeds the value specified by SD695. <br> - The value outside the specified range is set to SD695. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Check that the number of execution of the SP.DEVST instruction is proper. <br> - Execute the SP.DEVST instruction again the following day or later day. Or, arrange the value of SD695. <br> - Correct the value of SD695 so that it does not exceed the range. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: Stop/Continue | QnU |
| 4120 | [OPERATION ERROR] <br> Since the manual system switching enable flag (special register SM1592) is OFF, manual system switching cannot be executed by the control system switching instruction (SP. CONTSW). <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | To execute control system switching by the SP. CONTSW instruction, turn ON the manual system switching enable flag (special register SM1592). | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | QnPRH |
| 4121 | [OPERATION ERROR] <br> - In the separate mode, the control system switching instruction (SP. CONTSW) was executed in the standby system CPU module. <br> - In the debug mode, the control system switching instruction (SP. CONTSW) was executed. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Reexamine the interlock signal for the SP. CONTSW instruction, and make sure that the SP. CONTSW instruction is executed in the control system only. (Since the SP. CONTSW instruction cannot be executed in the standby system, it is recommended to provide an interlock using the operation mode signal or like.) <br> - As the SP. CONTSW instruction cannot be executed in the debug mode, reexamine the interlock signal related to the operation mode. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | QnPRH |

[^19]| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4122 | [OPERATION ERROR] <br> - The dedicated instruction was executed to the module mounted on the extension base unit in the redundant system. <br> - The instruction for accessing the intelligent function module mounted on the extension base unit from the standby system at separate mode was executed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Delete the dedicated instruction for the module mounted on the extension base unit. <br> - Delete the instruction for accessing the intelligent function module mounted on the extension base unit from the standby system. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: Stop/Continue | QnPRH** |
| 4130 | [OPERATION ERROR] <br> Instructions to read SFC step comment (S(P).SFCSCOMR) and SFC transition condition comment (S(P).SFCTCOMR) are executed for the comment file in ATA card <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When END/other instruction executed | Target comment file is to be other than the comment file in ATA card. | RUN: <br> Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue*1 | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{*}{ }^{4} \\ & \mathrm{QnPH} \\ & \text { QnPRH } \end{aligned}$ |
| 4131 | [OPERATION ERROR] <br> The SFC program is started up by the instruction while the other SFC program has not yet been completed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Check the SFC program specified by the instruction. Or, check the executing status of the SFC program. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On <br> CPU Status: Stop/Continue |  |
| 4140 | [OPERATION ERROR] <br> Operation where the input data is special value ("-0", unnormalized number, nonnumeric, $\pm \infty$ ) is performed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check the error step corresponding to the numerical value (program error part), and correct it. | RUN: <br> Off/On <br> ERR.: <br> Flicker/On | QnU |
| 4141 | [OPERATION ERROR] <br> Overflow occurs at operation. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check the error step corresponding to the numerical value (program error part), and correct it. | CPU Status: <br> Stop/ Continue* ${ }^{*}$ |  |
| 4200 | [FOR NEXT ERROR] <br> No NEXT instruction was executed following the execution of a FOR instruction. <br> Alternatively, there are fewer NEXT instructions than FOR instructions. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |

[^20]| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4201 | [FOR NEXT ERROR] <br> A NEXT instruction was executed although no FOR instruction has been executed. <br> Alternatively, there are more NEXT instructions than FOR instructions. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. |  |  |
| 4202 | [FOR NEXT ERROR] <br> More than 16 nesting levels are programmed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Keep nesting levels at 16 or under. |  |  |
| 4203 | [FOR NEXT ERROR] <br> A BREAK instruction was executed although no FOR instruction has been executed prior to that. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step | RUN: |  |
| 4210 | [CAN'T EXECUTE(P)] <br> The CALL instruction is executed, but there is no subroutine at the specified pointer. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | corresponding to its numerical value (program error location), and correct the problem. | Off ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |
| 4211 | [CAN'T EXECUTE(P)] <br> There was no RET instruction in the executed subroutine program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step |  |  |
| 4212 | [CAN'T EXECUTE(P)] <br> The RET instruction exists before the FEND instruction of the main routine program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | corresponding to its numerical value (program error location), and correct the problem. |  |  |
| 4213 | [CAN'T EXECUTE(P)] <br> More than 16 nesting levels are programmed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | Keep nesting levels at 16 or under. |  |  |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4220 | [CAN'T EXECUTE(I)] <br> Though an interrupt input occurred, the corresponding interrupt pointer does not exist. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QCPU |
| 4221 | [CAN'T EXECUTE(I)] <br> An IRET instruction does not exist in the executed interrupt program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  |  |
|  | [CAN'T EXECUTE(I)] <br> The IRET instruction exists before the FEND instruction of the main routine program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  |  |
| 4223 | [CAN'T EXECUTE(I)] <br> - The IRET instruction was executed in the fixed scan execution type program. <br> - The STOP instruction was executed in the fixed scan execution type program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | QnU |
| 4225 | [CAN'T EXECUTE(I)] <br> The interrupt pointer for the module mounted on the extension base unit is set in the redundant system. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power-ON/At reset | Delete the setting of interrupt pointer for the module mounted on the extension base unit, since it cannot be used. |  | QnPRH** |
| 4230 | [INST. FORMAT ERR.] <br> The number of CHK and CHKEND instructions is not equal. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| 4231 | [INST. FORMAT ERR.] <br> The number of IX and IXEND instructions is not equal. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | corresponding to its numerical value (program error location), and correct the problem. |  | QCPU |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4235 | [INST. FORMAT ERR.] <br> The configuration of the check conditions for the CHK instruction is incorrect. <br> Alternatively, a CHK instruction has been used in a low speed execution type program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| 4350 | [MULTI-COM.ERROR] <br> - The multiple CPU high-speed transmission dedicated instruction used in the program specifies the wrong CPU module. Or, the setting in the CPU module is incompatible with the multiple CPU high-speed transmission dedicated instruction. <br> - The reserved CPU is specified. <br> - The uninstalled CPU is specified. <br> - The head I/O number of the target CPU/16 (n1) is outside the range of $3 \mathrm{E}_{\mathrm{H}}$ to $3 \mathrm{E} 3_{\mathrm{H}}$. <br> - The CPU module where the instruction cannot be executed is specified. <br> - The instruction is executed in a single CPU system. <br> - The host CPU is specified. <br> - The instruction is executed without setting the "Use multiple CPU high speed communication". <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read the common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: Off ERR.: Flicker CPU Status: Stop | QnU ${ }^{*}$ |
| 4351 | [MULTI-COM.ERROR] <br> - The multiple CPU high-speed transmission dedicated instruction specified by the program cannot be executed to the specified target CPU module. <br> - The instruction name is wrong. <br> - The instruction unsupported by the target CPU module is specified. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  |  |
| 4352 | [MULTI-COM.ERROR] <br> The number of devices for the multiple CPU highspeed transmission dedicated instruction specified by the program is wrong. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  |  |


*2 The function version is B or later.
*7 The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4421 | [CAN'T SET(S)] <br> Total number of steps in all SFC programs exceed the maximum. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Write the program to the CPU module again using GX Developer. | RUN: Off ERR.: Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Q00J/Q00/Q01 }{ }^{* 2} \\ \text { Qn(H) } \\ \text { QnPH } \end{gathered}$ |
| 4422 | [CAN'T SET(S)] <br> Step number designations overlap in SFC program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  | QnPRH <br> QnU |
| 4423 | [CAN'T SET(S)] <br> The total number of (maximum step No.+1) of each block exceeds the total number of step relays. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Correct the total number of step relays so that it does not exceed the total number of (maximum step No.+1) of each block. |  | Q00J/Q00/Q01 ${ }^{*}{ }^{2}$ QnU |
| 4430 | [SFC EXE. ERROR] <br> The SFC program cannot be executed. <br> - The data of the block data setting is illegal. <br> - The SFC data device of the block data setting is beyond the device setting range set in the PLC parameter. <br> ■Collateral information <br> - Common Information:File name/Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | - Write the program to the CPU module again using GX Developer. <br> - After correcting the setting of the SFC data device, write it to the CPU module. <br> - After correcting the device setting range set in the PLC parameter, write it to the CPU module. |  |  |
| 4431 | [SFC EXE. ERROR] <br> The SFC program cannot be executed. <br> - The block parameter setting is abnormal. <br> ■Collateral information <br> - Common Information:File name/Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Write the program to the CPU module again using GX Developer. |  |  |
| 4432 | [SFC EXE. ERROR] <br> The SFC program cannot be executed. <br> - The structure of the SFC program is illegal. <br> ■Collateral information <br> - Common Information:File name/Drive name <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4500 | [SFCP. FORMAT ERR.] <br> The numbers of BLOCK and BEND instructions in an SFC program are not equal. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Write the program to the CPU module again using the peripheral device. | RUN: <br> Off ERR.: Flicker <br> CPU Status: Stop | Qn(H) |
| 4501 | [SFCP. FORMAT ERR.] <br> The configuration of the STEP* to TRAN* to TSET to SEND instructions in the SFC program is incorrect. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  | $\begin{aligned} & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| 4502 | [SFCP. FORMAT ERR.] <br> The structure of the SFC program is illegal. <br> - STEPI* instruction does not exist in the block of the SFC program. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  | $\begin{gathered} \text { Q00J/Q00/Q01 }{ }^{* 2} \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 4503 | [SFCP. FORMAT ERR.] <br> The structure of the SFC program is illegal. <br> - The step specified in the TSET instruction does not exist. <br> - In jump transition, the host step number was specified as the destination step number. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | - Write the program to the CPU module again using GX Developer. <br> - Read the common information of the error using GX Developer, and check and correct the error step corresponding to that value (program error location). |  |  |
| 4504 | [SFCP. FORMAT ERR.] <br> The structure of the SFC program is illegal. <br> - The step specified in the TAND instruction does not exist. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Write the program to the CPU module again using GX Developer. |  |  |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4505 | [SFCP. FORMAT ERR.] <br> The structure of the SFC program is illegal. <br> - In the operation output of a step, the SET Sn/ BLmSn or RST Sn/BLmSn instruction was specified for the host step. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Read the common information of the error using GX Developer, and check and correct the error step corresponding to that value (program error location). | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | $\begin{gathered} \text { Q00J/Q00/Q01*2 } \\ \text { QnU } \end{gathered}$ |
| 4506 | [SFCP. FORMAT ERR.] <br> The structure of the SFC program is illegal. <br> - In a reset step, the host step number was specified as the destination step. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  |  |
| 4600 | [SFCP. OPE. ERROR] <br> The SFC program contains data that cannot be processed. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed |  |  |  |
| 4601 | [SFCP. OPE. ERROR] <br> Exceeds device range that can be designated by the SFC program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: Off/On ERR.: <br> Flicker/On <br> CPU Status: <br> Stop/ <br> Continue ${ }^{* 1}$ | Qn(H) <br> QnPH <br> QnPRH |
| 4602 | [SFCP. OPE. ERROR] <br> The START instruction in an SFC program is preceded by an END instruction. <br> -Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4610 | [SFCP. EXE. ERROR] <br> The active step information at presumptive start of the SFC program is incorrect. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN | Read common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. <br> The program is automatically subjected to an initial start. | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue | Qn(H) <br> QnPH <br> QnPRH |
| 4611 | [SFCP. EXE. ERROR] <br> Key-switch was reset during RUN when presumptive start was designated for SFC program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - STOP $\rightarrow$ RUN |  |  |  |
| 4620 | [BLOCK EXE. ERROR] <br> Startup was executed at a block in the SFC program that was already started up. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop |  |
| 4621 | [BLOCK EXE. ERROR] <br> Startup was attempted at a block that does not exist in the SFC program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | - Read the common information of the error using GX Developer, and check and correct the error step corresponding to that value (program error location). <br> - Turn ON if the special relay SM321 is OFF. |  | $\begin{gathered} \text { Q00J/Q00/Q01*2 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 4630 | [STEP EXE. ERROR] <br> Startup was executed at a block in the SFC program that was already started up. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When instruction executed | Read common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. |  | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 4631 | [STEP EXE. ERROR] <br> - Startup was attempted at the step that does not exist in the SFC program. <br> Or, the step that does not exist in the SFC program was specified for end. <br> - Forced transition was executed based on the transition condition that does not exit in the SFC program. <br> Or, the transition condition for forced transition that does not exit in the SFC program was canceled. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> Diagnostic Timing <br> - When instruction executed | - Read the common information of the error using the peripheral device, and check and correct the error step corresponding to that value (program error location). <br> - Turn ON if the special relay SM321 is OFF. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Q00J/Q00/Q01 }{ }^{* 2} \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 4632 | [STEP EXE. ERROR] <br> There were too many simultaneous active steps in blocks that can be designated by the SFC program. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed | Read common information of the error using the peripheral device, check error step corresponding to its numerical value (program error location), and correct the problem. |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| 4633 | [STEP EXE. ERROR] <br> There were too many simultaneous active steps in all blocks that can be designated. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:- <br> -Diagnostic Timing <br> - When instruction executed |  |  | QnPRH <br> QnU |

### 12.1.7 Error code list (5000 to 5999)

The following shows the error messages from the error code 5000 to 5999, the contents and causes of the errors, and the corrective actions for the errors.

| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
|  | [WDT ERROR] <br> - The scan time of the initial execution type program exceeded the initial execution monitoring time specified in the PLC RAS setting of the PLC parameter. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> -Diagnostic Timing <br> - Always | - Read the individual information of the error from the peripheral device, check its value (time), and shorten the scan time. <br> - Change the initial execution monitoring time or the WDT value in the PLC RAS setting of the PLC parameter. <br> - Resolve the endless loop caused by jump transition. |  | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| 5000 | [WDT ERROR] <br> - The power supply of the standby system is turned OFF. <br> - The tracking cable is disconnected or connected without turning off or resetting the standby system. <br> - The tracking cable is not secured by the connector fixing screws. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> ■Diagnostic Timing <br> - Always | - Since power-off of the standby system increases the control system scan time, reset the WDT value, taking the increase of the control system scan time into consideration. <br> - When the tracking cable is disconnected during operation, securely connect it and restart the CPU module. If the same error is displayed again, the tracking cable or CPU module has a hardware fault. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: <br> Off <br> ERR.: <br> Flicker | QnPRH |
|  | [WDT ERROR] <br> - The scan time of the program exceeded the WDT value specified in the PLC RAS setting of the PLC parameter. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> ■Diagnostic Timing <br> - Always | - Read the individual information of the error using the peripheral device, check its value (time), and shorten the scan time. <br> - Change the initial execution monitoring time or the WDT value in the PLC RAS setting of the PLC parameter. <br> - Resolve the endless loop caused by jump transition. | CPU Status: Stop | QCPU |
| 5001 | [WDT ERROR] <br> - The power supply of the standby system is turned OFF. <br> - The tracking cable is disconnected or connected without turning off or resetting the standby system. <br> - The tracking cable is not secured by the connector fixing screws. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> ■Diagnostic Timing <br> - Always | - Since power-off of the standby system increases the control system scan time, reset the WDT value, taking the increase of the control system scan time into consideration. <br> - When the tracking cable is disconnected during operation, securely connect it and restart the CPU module. If the same error is displayed again, the tracking cable or CPU module has a hardware fault. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) |  | QnPRH |


| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 5010 | [PRG. TIME OVER] <br> The program scan time exceeded the constant scan setting time specified in the PLC RAS setting of the PLC parameter. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> -Diagnostic Timing <br> - Always | - Review the constant scan setting time. <br> - Review the constant scan setting time and low speed program execution time in the PLC parameter so that the excess time of constant scan can be fully secured. | RUN: On ERR.: On <br> CPU Status: Continue | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  | [PRG. TIME OVER] <br> The low speed program execution time specified in the PLC RAS setting of the PLC parameter exceeded the excess time of the constant scan. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> -Diagnostic Timing <br> - Always |  |  | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  | [PRG. TIME OVER] <br> The program scan time exceeded the constant scan setting time specified in the PLC RAS setting of the PLC parameter. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> -Diagnostic Timing <br> - Always | Review the constant scan setting time in the PLC parameter so that the excess time of constant scan can be fully secured. |  | Q00J/Q00/Q01 |
| 5011 | [PRG. TIME OVER] <br> The scan time of the low speed execution type program exceeded the low speed execution watch time specified in the PLC RAS setting of the PLC parameter dialog box. <br> ■Collateral information <br> - Common Information:Time (value set) <br> - Individual Information:Time (value actually measured) <br> ■Diagnostic Timing <br> - Always | Read the individual information of the error using the peripheral device, check the numerical value (time) there, and shorten scan time if necessary. Change the low speed execution watch time in the PLC RAS setting of the PLC parameter dialog box. |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |

### 12.1.8 Error code list ( 6000 to 6999 )

The following shows the error messages from the error code 6000 to 6999, the contents and causes of the errors, and the corrective actions for the errors.

| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6000 | [FILE DIFF.] <br> In a redundant system, the control system and standby system do not have the same programs and parameters. <br> The file type detected as different between the two systems can be checked by the file name of the error common information. <br> - The program is different. <br> (File name $=$ ********. QPG) <br> - The PLC parameters/network parameters/ redundant parameters are different. <br> (File name = PARAM.QPA) <br> - The remote password is different. <br> (File name = PARAM.QPA) <br> - The intelligent function module parameters are different. <br> (File name = IPARAM.QPA) <br> - The device initial values are different. <br> (File name $=$ ********.QDI) <br> - The capacity of each write destination within the CPU for online pchange of multiple program blocks is different. <br> (File name $=$ MBOC.QMB) <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:File name <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/ <br> At tracking cable connection/At changing to backup mode/At completion of write during RUN/ At system switching/At switching both systems into RUN <br> [FILE DIFF.] <br> In a redundant system, the valid parameter drive settings (SW2, SW3) made by the DIP switches are not the same. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/At tracking cable connection/At operation mode change | - Match the programs and parameters of the control system and standby system. <br> - Verify the systems by either of the following procedures 1), 2) to clarify the differences between the files of the two systems, then correct a wrong file, and execute "Write to PLC" again. <br> 1) After reading the programs/parameters of System A using GX Developer or PX Developer, verify them with those of System B. <br> 2) Verify the programs/parameters of GX Developer or PX Developer saved in the offline environment with those written to the CPU modules of both systems. <br> - When the capacity of each write destination within the CPU for online change of multiple program blocks is different between the two systems, take corrective action 1) or 2). <br> 1) Using the memory copy from control system to standby system, copy the program memory from the control system to the standby system. <br> 2) Format the CPU module program memories of both systems. (For the capacity of each write destination within the CPU for online change of multiple program blocks, set the same value to both systems.) | RUN: Off ERR.: Flicker CPU Status: Stop | QnPRH |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6010 | [OPE. MODE DIFF.] <br> The operational status of the control system and standby system in the redundant system is not the same. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Synchronise the operation statuses of the control system and standby system. | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue |  |
| 6020 | [OPE. MODE DIFF.] <br> At power ON/reset, the RUN/STOP switch settings of the control system and standby system are not the same in a redundant system. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Set the RUN/STOP switches of the control system and standby system to the same setting. |  |  |
| 6030 | [UNIT LAY. DIFF.] <br> - In a redundant system, the module configuration differs between the control system and standby system. <br> - The network module mode setting differs between the two systems. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/At tracking cable connection/At operation mode change | - Match the module configurations of the control system and standby system. <br> - In the redundant setting of the network parameter dialog box, match the mode setting of System B to that of System A. | RUN: Off ERR.: Flicker CPU Status: Stop | QnPRH |
| 6035 | [UNIT LAY. DIFF.] <br> In a redundant system, the CPU module model name differs between the control system and standby system. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/At tracking cable connection/At operation mode change | Match the model names of the control system and standby system. |  |  |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6036 | [UNIT LAY. DIFF.] <br> A difference in the remote I/O configuration of the MELSECNET/H multiplexed remote I/O network between the control system and standby system of a redundant system was detected. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:Module No. <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Check the network cables of the MELSECNET/H multiplexed remote I/O network for disconnection. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QnPRH |
| 6040 | [CARD TYPE DIFF.] <br> In a redundant system, the memory card installation status (installed/not installed) differs between the control system and standby system. <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset | Match the memory card installation statuses (set/ not set) of the control system and standby system. |  |  |
| 6041 | [CARD TYPE DIFF.] <br> In a redundant system, the memory card type differs between the control system and standby system. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Match the memory card types of the control system and standby system. |  |  |
| 6050 | [CAN'T EXE. MODE] <br> The function inexecutable in the debug mode or operation mode (backup/separate mode) was executed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - Always | Execute the function executable in the debug mode or operation mode (backup/separate mode). | RUN: On ERR.: On <br> CPU Status: Continue |  |
| 6060 | [CPU MODE DIFF.] <br> In a redundant system, the operation mode (backup/separate) differs between the control system and standby system. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/At tracking cable connection | Match the operation modes of the control system and standby system. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop |  |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6061 | [CPU MODE DIFF.] <br> In a redundant system, the operation mode (backup/separate) differs between the control system and standby system. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - When an END instruction executed | Match the operation modes of the control system and standby system. | RUN: Off ERR.: Flicker CPU Status: Stop |  |
| 6062 | [CPU MODE DIFF.] <br> Both System A and B are in the same system status (control system). <br> (This can be detected from the system B of the redundant system.) <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset/At tracking cable connection | Power the CPU module (System B) which resulted in a stop error, OFF and then ON. |  |  |
| 6100 | [TRK. TRANS. ERR.] <br> - An error (e.g. retry limit exceeded) occurred in tracking data transmission. <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> ■Collateral information <br> - Common Information:Tracking transmission data classification <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. | RUN: On ERR.: On <br> CPU Status: Continue | QnPRH |
| 6101 | [TRK. TRANS. ERR.] <br> - A timeout error occurred in tracking (data transmission). <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:Tracking transmission data classification <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always |  |  |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6102 | [TRK. TRANS. ERR.] <br> A data sum value error occurred in tracking (data reception). <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - Always |  |  |  |
| 6103 | [TRK. TRANS. ERR.] <br> - A data error (other than sum value error) occurred in tracking (data reception). (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> ■Diagnostic Timing <br> - Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. |  |  |
| 6105 | [TRK. TRANS. ERR.] <br> - An error (e.g. retry limit exceeded) occurred in tracking (data transmission). <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:Tracking transmission data classification <br> - Individual Information:- <br> ■Diagnostic Timing <br> - Always |  | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue | QnPRH |
| 6106 | [TRK. TRANS. ERR.] <br> - A timeout error occurred in tracking (data transmission). <br> (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:Tracking transmission data classification <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Check the CPU module or tracking cable. If the error still occurs, this indicates the CPU module or tracking cable is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. |  |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6107 | [TRK. TRANS. ERR.] <br> A data sum value error occurred in tracking (data reception). <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always |  | RUN: <br> On ERR.: <br> On <br> CPU Status: Continue |  |
| 6108 | [TRK. TRANS. ERR.] <br> - A data error (other than sum value error) occurred in tracking (data reception). (This error may be caused by tracking cable removal or other system power-off (including reset).) <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | error still occurs, this indicates the CPU module or tracking cable is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. |  |  |
| 6110 | [TRK. SIZE ERROR] <br> The tracking capacity exceeded the allowed range. (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:Tracking capacity excess error factor <br> - Individual Information:- <br> Diagnostic Timing <br> - When an END instruction executed | Reexamine the tracking capacity. |  | QnPRH |
| 6111 | [TRK. SIZE ERROR] <br> The control system does not have enough file register capacity for the file registers specified in the tracking settings. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | Switch to the file registers of which capacity is greater than the file registers specified in the tracking settings. |  |  |
| 6112 | [TRK. SIZE ERROR] <br> File registers greater than those of the standby system were tracked and transmitted from the control system. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - When an END instruction executed | Switch to the file registers of which capacity is greater than the file registers specified in the tracking settings. |  |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6120 | [TRK. CABLE ERR.] <br> - A start was made without the tracking cable being connected. <br> - A start was made with the tracking cable faulty. <br> - As the tracking hardware on the CPU module side was faulty, communication with the other system could not be made via the tracking cable. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Make a start after connecting the tracking cable. If the same error still occurs, this indicates the tracking cable or CPU module side tracking transmission hardware is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop |  |
| 6130 | [TRK. DISCONNECT] <br> - The tracking cable was removed. <br> - The tracking cable became faulty while the CPU module is running. <br> - The CPU module side tracking hardware became faulty. <br> (This can be detected from the control system or standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - If the tracking cable was removed, connect the tracking cable to the connectors of the CPU modules of the two systems. <br> - When the error is not resolved after connecting the tracking cable to the connectors of the CPU modules of the two systems and resetting the error, the tracking cable or CPU module side tracking hardware is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue |  |
| 6140 | [TRK.INIT. ERROR] <br> - The other system did not respond during initial communication at power ON/reset. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the control system or standby system of the redundant system.) <br> -Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Power the corresponding CPU module OFF and then ON again, or reset it and then unreset. If the same error still occurs, this indicates the CPU module is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. | RUN: Off ERR.: <br> Flicker <br> CPU Status: Stop | QnPRH |
| 6200 | [CONTROL EXE.] <br> The standby system has been switched to the control system in a redundant system. (Detected by the CPU that was switched from the standby system to the control system) <br> Since this error code does not indicate the error information of the CPU module but indicates its status, the error code and error information are not stored into SDO to 26 , but are stored into the error log every system switching. <br> (Check the error information by reading the error log using GX Developer.) <br> ■Collateral information <br> - Common Information:Reason(s) for system switching <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - | RUN: <br> On <br> ERR.: <br> Off <br> CPU Status: <br> No error |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6210 | [STANDBY] <br> The control system has been switched to the standby system in a redundant system. (Detected by the CPU that was switched from the control system to the standby system) <br> Since this error code does not indicate the error information of the CPU module but indicates its status, the error code and error information are not stored into SD0 to 26, but are stored into the error log every system switching. <br> (Check the error information by reading the error log using GX Developer.) <br> ■Collateral information <br> - Common Information:Reason(s) for system switching <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - | RUN: <br> On <br> ERR.: <br> Off <br> CPU Status: <br> No error |  |
| 6220 | [CAN'T SWITCH] <br> System switching cannot be executed due to standby system error/ tracking cable error/ online module change in execution at separate mode. Causes for switching system at control system are as follows: <br> - System switching by SP. CONTSW instruction <br> - System switching request from network module <br> -Collateral information <br> - Common Information:Reason(s) for system switching <br> - Individual Information:Reason(s) for system switching failure <br> -Diagnostic Timing <br> - At switching execution | - Check the status of the standby system and resolve the error. <br> - Complete the online module change. | RUN: On ERR.: On <br> CPU Status: No error | QnPRH |
| 6300 | [STANDBY SYS. DOWN] <br> Any of the following errors was detected in the backup mode. <br> - The standby system has not started up in the redundant system. <br> - The standby system has developed a stop error in the redundant system. <br> - The CPU module in the debug mode was connected to the operating control system. <br> (This can be detected from the control system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Check whether the standby system is on or not, and if it is not on, power it on. <br> - Check whether the standby system has been reset or not, and if it has been reset, unreset it. <br> - Check whether the standby system has developed a stop error or not, and if it has developed the error, remove the error factor and restart it. <br> - When the CPU module in the debug mode was connected to the control system operating in the backup mode, make connection so that the control system and standby system are combined correctly. | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue |  |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6310 | [CONTROL SYS. DOWN] <br> Any of the following errors was detected in the backup mode. <br> - The control system has not started up in the redundant system. <br> - The control system has developed a stop error in the redundant system. <br> - The CPU module in the debug mode was connected to the operating standby system. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - The standby system exists but the control system does not exist. <br> - Check whether the system other than the standby system is on or not, and if it is not on, power it on. <br> - Check whether the system other than the standby system has been reset or not, and if it is has been reset, unreset it. <br> - Check whether the system other than the standby system has developed a stop error or not, and if has developed the error, remove the error factor, set the control system and standby system to the same operating status, and restart. <br> - When the CPU module in the debug mode was connected to the control system operating in the backup mode, make connection so that the control system and control system are combined correctly. <br> - Confirm the redundant system startup procedure, and execute a startup again. | RUN: Off ERR.: Flicker CPU Status: Stop | QnPRH |
| 6311 <br> 6312 | [CONTROL SYS. DOWN] <br> - As consistency check data has not transmitted from the control system in a redundant system, the other system cannot start as a standby system. <br> - The error occurred at a startup since the redundant system startup procedure was not followed. <br> (This can be detected from the standby system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Replace the tracking cable. If the same error still occurs, this indicates the CPU module is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) <br> - Confirm the redundant system startup procedure, and execute a startup again. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop |  |
| 6313 | [CONTROL SYS. DOWN] <br> The control system detected the error of the system configuration and informed it to the standby system (host system) in the redundant system. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Restart the system after checking that the connection between base unit and the system configuration (type/number/parameter of module) are correct. | RUN: Off ERR.: <br> Flicker <br> CPU Status: Stop | QnPRH** |
| 6400 | [PRG. MEM. CLEAR] <br> The memory copy from control system to standby system was executed, and the program memory was cleared. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At execution of the memory copy from control system to standby system | After the memory copy from control system to standby system is completed, switch power OFF and then ON, or make a reset. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | QnPRH |


| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 6410 | [MEM.COPY EXE] <br> The memory copy from control system to standby system was executed. <br> (This can be detected from the control system of the redundant system.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At execution of the function of copying memory from control system to standby system | - | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: <br> Continue |  |
| 6500 | [TRK. PARA. ERROR] <br> The file register file specified in the tracking setting of the PLC parameter dialog box does not exist. <br> ■Collateral information <br> - Common Information:File name/Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset | Read the individual information of the error using GX Developer, and check and correct the drive name and file name. Create the specified file. | RUN: <br> Off <br> ERR : | QnPRH |
| 6501 | [TRK. PARA. ERROR] <br> The file register range specified in the device detail setting of the tracking setting of the PLC parameter dialog box exceeded the specified file register file capacity. <br> ■Collateral information <br> - Common Information:File name/Drive name <br> - Individual Information:Parameter number <br> -Diagnostic Timing <br> - At power ON/At reset | Read the individual information of the error using GX Developer, and increase the file register capacity. | Flicker <br> CPU Status: <br> Stop |  |

### 12.1.9 Error code list (7000 to 10000)

The following shows the error messages from the error code 7000 to 10000, the contents and causes of the errors, and the corrective actions for the errors.

*1 The function version is $B$ or later.
*6 The Universal model QCPU except the Q00UJCPU

| $\begin{aligned} & \text { Error } \\ & \text { Code } \\ & \text { (SD0) } \end{aligned}$ | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 7004 | [MULTI CPU DOWN] <br> In a multiple CPU system, a data error occurred in communication between the CPU modules. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | - Check the system configuration to see if modules are mounted in excess of the number of I/O points. <br> - When there are no problems in the system configuration, this indicates the CPU module hardware is faulty. (Contact your local Mitsubishi representative, explaining a detailed description of the problem.) | RUN: Off ERR.: Flicker CPU Status: Stop | $\begin{gathered} \text { Q00/Q01 }{ }^{* 1} \\ \text { QnU }^{* 6} \end{gathered}$ |
| 7010 | [MULTI EXE. ERROR] <br> - In a multiple CPU system, a faulty CPU module was mounted. <br> - In a multiple CPU system, a CPU module incompatible with the multiple CPU system was mounted. (The CPU module compatible with the multiple CPU system was used to detect an error.) <br> - In a multiple CPU system, any of the CPU No. 2 to 4 was reset with power ON. (The CPU whose reset state was cancelled was used to detect an error.) <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Read the individual information of the error using GX Developer, and replace the faulty CPU module. <br> - Replace the CPU module with the one compatible with the multiple CPU system. <br> - Do not reset any of the No. 2 to 4 CPU modules. <br> - Reset CPU No. 1 and restart the multiple CPU system. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Q00/Q01 }{ }^{* 1} \\ \text { Qn(H) }{ }^{* 1}{ }^{1} \\ \text { QnPH } \\ \text { QnU*6 } \end{gathered}$ |
|  | [MULTI EXE. ERROR] <br> The PC CPU module-compatible software package (PPC-DRV-01) ${ }^{* 5}$ whose version is 1.06 or earlier is used in a multiple CPU system. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Change the version of the PC CPU modulecompatible software package (PPC-DRV-01)*5 to 1.07 or later. | RUN: Off ERR.: Flicker CPU Status: Stop | Q00/Q01* ${ }^{*}$ |
|  | [MULTI EXE. ERROR] The Q172(H)CPU(N) or Q173(H)CPU(N) is mounted on the multiple CPU high-speed main base unit (Q3 $\square$ DB). (This may result in a module failure.) <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Replace the Q172(H)CPU(N) and Q173(H)CPU(N) with the Motion CPU compatible with the multiple CPU high-speed main base unit. | RUN: Off ERR.: Flicker CPU Status: Stop | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{* 4} \\ & \mathrm{QnPH}^{* 4} \end{aligned}$ |
|  | [MULTI EXE. ERROR] <br> The Universal model QCPU (except Q02UCPU) and Q172(H)CPU(N) are mounted on the same base unit. (This may result in a module failure.) <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Check the QCPU and Motion CPU that can be used in a multiple CPU system, and change the system configuration. | RUN: Off ERR.: Flicker CPU Status: Stop |  |

[^21]| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
|  | [MULTI EXE. ERROR] <br> Either of the following settings was made in a multiple CPU system. <br> - Multiple CPU automatic refresh setting was made for the inapplicable CPU module. <br> - "I/O sharing when using multiple CPUs" setting was made for the inapplicable CPU module. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> ■Diagnostic Timing <br> - At power ON/At reset | - Correct the multiple CPU automatic refresh setting. <br> - Correct the "I/O sharing when using multiple CPUs" setting. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | $\begin{gathered} \text { Q00/Q01 }{ }^{* 1} \\ \text { QnU }^{* 6} \end{gathered}$ |
| 7011 | [MULTI EXE. ERROR] <br> The system configuration for using the Multiple CPU high speed transmission function is not met. <br> - The QnUCPU is not used for the CPU No.1. <br> - The Multiple CPU high speed main base unit (Q3 $\square D B$ ) is not used. <br> - Points other than 0 is set to the send range for the CPU module incompatible with the multiple CPU high speed transmission function. <br> - Points other than 0 is set to the send range for the CPU module incompatible with the multiple CPU. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Change the system configuration to meet the conditions for using the Multiple CPU high speed transmission function. <br> - Set the send range of CPU, that does not correspond to multiple CPU compatible area, at 0 point, when performing automatic refreshing in multiple CPU compatible area. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | QnU* ${ }^{\text {3 }}$ |
| 7013 | [MULTI EXE. ERROR] The Q172 $(\mathrm{H}) \mathrm{CPU}(\mathrm{N})$ or Q173 $(\mathrm{H}) \mathrm{CPU}(\mathrm{N})$ is mounted to the CPU slot or slots 0 to 2. (The module may break down.) <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Check the QCPU and Motion CPU that can be used in a multiple CPU system, and change the system configuration. <br> - Remove the Motion CPU incompatible with the multiple CPU system. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | QnU |
| 7020 | [MULTI CPU ERROR] <br> In the operating mode of a multiple CPU system, an error occurred in the CPU where "system stop" was not selected. <br> (The CPU module where no error occurred was used to detect an error.) <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Read the individual information of the error using the peripheral device, check the error of the CPU module resulting in CPU module fault, and remove the error. | RUN: <br> On <br> ERR.: <br> On <br> CPU Status: Continue | $\begin{gathered} \text { Q00/Q01*1 } \\ \text { Qn(H) }{ }^{* 1}{ }^{* 1} \\ \text { QnPH } \\ \text { QnU*6 } \end{gathered}$ |
| 7030 | [CPU LAY. ERROR] <br> An assignment error occurred in the CPUmountable slot (CPU slot, I/O slot 0,1 ) in excess of the number of CPU modules specified in the multiple CPU setting of the PLC parameter dialog box. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Set the same value to the number of CPU modules specified in the multiple CPU setting of the PLC parameter dialog box and the number of mounted CPU modules (including CPU (empty)). <br> - Make the type specified in the I/O assignment setting of the PLC parameter dialog box consistent with the CPU module configuration. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: <br> Stop | $\begin{gathered} \text { Q00J/Q01/Q01 }{ }^{* 1} \\ \text { QnU } \end{gathered}$ |

1 The function version is B or later.
*3 The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*6 The Universal model QCPU except the Q00UJCPU.

| Error Code (SD0) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 7031 | [CPU LAY. ERROR] <br> An assignment error occurred within the range of the number of CPUs specified in the multiple CPU setting of the PLC parameter dialog box. <br> -Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Set the same value to the number of CPU modules specified in the multiple CPU setting of the PLC parameter dialog box and the number of mounted CPU modules (including CPU (empty)). <br> - Make the type specified in the I/O assignment setting of the PLC parameter dialog box consistent with the CPU module configuration. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Q00J/Q01/Q01*1 } \\ \text { QnU } \end{gathered}$ |
| 7032 | [CPU LAY. ERROR] <br> - The number of CPU modules mounted in a multiple CPU system is wrong. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Configure a system so that the number of mountable modules of each CPU module does not exceed the maximum number of mountable modules specified in the specification. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Q00/Q01 }{ }^{* 1} \\ \text { QnU }{ }^{* 6} \end{gathered}$ |
| 7035 | [CPU LAY. ERROR] <br> The CPU module has been mounted on the inapplicable slot. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Mount the CPU module on the applicable slot. | RUN: <br> Off ERR.: <br> Flicker <br> CPU Status: Stop | $\begin{gathered} \text { Q00J/Q00/Q01*1 } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| 7036 | [CPU RAY ERROR] <br> The host CPU No. set by the multiple CPU setting and the host CPU No. determined by the mounting position of the CPU module are not the same. <br> ■Collateral information <br> - Common Information:Module No.(CPU No.) <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | - Mount the mounting slot of the CPU module correctly. <br> - Correct the host CPU No. set by the multiple CPU setting to the CPU No. determined by the mounting position of the CPU module. | RUN: Off ERR.: Flicker CPU Status: Stop | QnU* ${ }^{\text {3 }}$ |
| 8031 | [INCORRECT FILE] <br> The error of stored file (enabled parameter file) is detected. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:File diagnostic information <br> -Diagnostic Timing <br> - At power-On/ <br> - At reset/ <br> - STOP $\rightarrow$ RUN/At writing to progurammable controller | Write the file shown as SD17 to SD22 of individual information to the drive shown as SD16(L) of individual information, and turn ON from OFF the power supply of the CPU module or cancel the reset. <br> If the same error is displayed again, the CPU module has hardware failure. Contact your local Mitsubishi representative, explaining a detailed description of the problem. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Stop | QnU |
| 9000 | [ $\left.\mathrm{F}^{* * * *}\right]$ <br> Annunciator (F) was set ON <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:Annunciator number <br> -Diagnostic Timing <br> - When instruction executed | Read the individual information of the error using the peripheral device, and check the program corresponding to the numerical value (annunciator number). | RUN: <br> On <br> ERR.: <br> On/Off *2 <br> CPU Status: <br> Continue <br> RUN: <br> ERR.: <br> USER LED On <br> CPU Status: <br> Continue | QCPU |


| Error Code (SDO) | Error Contents and Cause | Corrective Action | LED Status CPU Status | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: |
| 9010 | [<CHK>ERR ***_***] <br> Error detected by the CHK instruction. <br> ■Collateral information <br> - Common Information:Program error location <br> - Individual Information:Failure No. <br> ■Diagnostic Timing <br> - When instruction executed | Read the individual information of the error using the peripheral device, and check the program corresponding to the numerical value (error number) there. | RUN: <br> On <br> ERR.: <br> Off <br> USER LED On <br> CPU Status: Continue | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| 9020 | [BOOT OK] <br> Storage of data onto ROM was completed normally in automatic write to standard ROM. <br> (BOOT LED also flickers.) <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - At power ON/At reset | Use the DIP switches to set the valid parameter drive to the standard ROM. Then, switch power on again, and perform boot operation from the standard ROM. | RUN: Off ERR.: Flicker CPU Status: Stop | $\begin{gathered} \text { Qn(H) })^{* 1} \\ \text { QnPH } \end{gathered}$ <br> QnPRH |
| 10000 | [CONT. UNIT ERROR] <br> In the multiple CPU system, an error occurred in the CPU module other than the Process CPU/High Performance model QCPU. <br> ■Collateral information <br> - Common Information:- <br> - Individual Information:- <br> -Diagnostic Timing <br> - Always | Check the details of the generated error by connecting to the corresponding CPU module using GX Developer. | RUN: <br> Off <br> ERR.: <br> Flicker <br> CPU Status: Continue | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \mathrm{QnPH} \end{gathered}$ |

### 12.2 Canceling of Errors

Q series CPU module can perform the cancel operation for errors only when the errors allow the CPU module to continue its operation.
To cancel the errors, follow the steps shown below.

1) Eliminate the cause of the error.
2) Store the error code to be canceled in the special register SD50.
3) Energize the special relay SM50 (OFF $\rightarrow$ ON).
4) The error to be canceled is canceled.

After the CPU module is reset by the canceling of the error, the special relays, special registers, and LEDs associated with the error are returned to the status under which the error occurred.
If the same error occurs again after the cancellation of the error, it will be registered again in the error history.

When multiple enunciators $(F)$ detected are canceled, the first one with No. F only is canceled.

Refer to the following manual for details of error canceling.
$\rightarrow$ QCPU User's Manual (Function Explanation, Program Fundamentals)

## ®POINT

(1) When the error is canceled with the error code to be canceled stored in the SD50, the lower one digit of the code is neglected.
(Example)
If error codes 2100 and 2101 occur, and error code 2100 to cancel error code 2101.

If error codes 2100 and 2111 occur, error code 2111 is not canceled even if error code 2100 is canceled.
(2) Errors developed due to trouble in other than the CPU module are not canceled even if the special relay (SM50) and special register (SD50) are used to cancel the error.
(Example)
Since "SP. UNIT DOWN" is the error that occurred in the base unit (including the extension cable), intelligent function module, etc. the error cause cannot be removed even if the error is canceled by the special relay (SM50) and special register (SD50).
Refer to the error code list and remove the error cause.

MEMO

## APPENDICES

## Appendix 1 OPERATION PROCESSING TIME

## Appendix 1.1 Definition

(1) Processing time taken by the QCPU is the total of the following processing times.

- Total of each instruction processing time
- END processing time (including I/O refresh time)
- Processing time for the function that increases the scan time
(2) Instruction processing time

This is the total of processing time of each instruction shown in Appendix 1.2, 1.3 and 1.4.
(3) END processing time, I/O refresh time, and processing time for the function that increases the scan time

Refer to the following manual(s) for the END processing time, I/O refresh time, and processing time for the function that increases the scan time.
(a) For QCPUs

- QnUCPU User's Manual (Functions Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Functions Explanation, Program Fundamentals)


## Appendix 1.2 Operation Processing Time of Basic Model QCPU

The processing time for the individual instructions are shown in the table on the following pages. Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.
(1) Sequence instructions

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| LD <br> LDI <br> AND | X0 | 0.20 | 0.16 | 0.10 |
| ANI <br> OR <br> ORI | D0.0 | 0.30 | 0.24 | 0.15 |
| LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | X0 D0.0 | 0.30 | 0.24 | 0.15 |
| ANB <br> ORB <br> MPS <br> MRD <br> MPP | - | 0.20 | 0.16 | 0.10 |
| INV | When not executed | 0.20 | 0.16 | 0.10 |
| MEP <br> MEF | When not executed When executed | 0.30 | 0.24 | 0.15 |
| EGP | When not executed $(\mathrm{OFF} \rightarrow \mathrm{OFF})$ <br> $(\mathrm{ON} \rightarrow \mathrm{ON})$ <br> When executed $(\mathrm{OFF} \rightarrow \mathrm{ON})$ <br> $(\mathrm{ON} \rightarrow \mathrm{OFF})$ | 0.20 | 0.16 | 0.10 |
| EGF | $\begin{array}{ll} \text { When not executed } & \begin{array}{c} (\mathrm{OFF} \rightarrow \mathrm{OFF}) \\ (\mathrm{ON} \rightarrow \mathrm{ON}) \end{array} \end{array}$ | 17 | 9.5 | 9.4 |
|  | When executed $(\mathrm{OFF} \rightarrow \mathrm{ON})$ <br> $(\mathrm{ON} \rightarrow \mathrm{OFF})$  | 18 | 14 | 14 |


| Instruction |  | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| OUT | Y | When not $(\mathrm{OFF} \rightarrow \mathrm{OFF})$ <br> changed $(\mathrm{ON} \rightarrow \mathrm{ON})$ |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When <br> changed $(\mathrm{OFF} \rightarrow \mathrm{ON})$ <br> $(\mathrm{ON} \rightarrow \mathrm{OFF})$  |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When not $(\mathrm{OFF} \rightarrow \mathrm{OFF})$ <br> changed $(\mathrm{ON} \rightarrow \mathrm{ON})$ |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When $(\mathrm{OFF} \rightarrow \mathrm{ON})$ <br> changed $(\mathrm{ON} \rightarrow \mathrm{OFF})$ |  |  | 0.40 | 0.32 | 0.20 |
|  | F | When OFF |  |  | 24 | 20 | 19 |
|  |  | When ON | When displayed |  | 260 | 210 | 200 |
|  |  |  | Display completed |  | 205 | 165 | 155 |
|  | T | When not executed |  |  | 1.1 | 0.88 | 0.55 |
|  |  | When executed | After time up |  | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | K | 1.1 | 0.88 | 0.55 |
|  |  |  |  | D | 1.2 | 0.96 | 0.60 |
|  | C | When not executed |  |  | 1.1 | 0.88 | 0.55 |
|  |  | When executed | After time up |  | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | K | 1.1 | 0.88 | 0.55 |
|  |  |  |  | D | 1.2 | 0.96 | 0.60 |
| OUTH | T | When not executed |  |  | 1.1 | 0.88 | 0.55 |
|  |  | When executed | After time up |  | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | K | 1.1 | 0.88 | 0.55 |
|  |  |  |  | D | 1.2 | 0.96 | 0.60 |
| SET | Y | When not executed |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When executed | When not changed ( $\mathrm{ON} \rightarrow \mathrm{ON} \mathrm{)}$ |  | 0.20 | 0.16 | 0.10 |
|  |  |  | When changed (OFF $\rightarrow$ ON) |  | 0.20 | 0.16 | 0.10 |
|  | D0.0 | When not executed |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When executed | When not changed (ON $\rightarrow$ ON) |  | 0.40 | 0.32 | 0.20 |
|  |  |  | When changed (OFF $\rightarrow$ ON) |  | 0.40 | 0.32 | 0.20 |
|  | F | When not executed |  |  | 0.50 | 0.44 | 0.25 |
|  |  | When executed | When displayed |  | 255 | 205 | 195 |
|  |  |  | Display completed |  | 195 | 160 | 150 |
| RST | Y | When not executed |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When executed | When not changed (OFF $\rightarrow$ OFF) |  | 0.20 | 0.16 | 0.10 |
|  |  |  | When changed (ON $\rightarrow$ OFF) |  | 0.20 | 0.16 | 0.10 |
|  | D0.0 | When not executed |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When executed | When not changed (ON $\rightarrow$ ON) |  | 0.40 | 0.32 | 0.20 |
|  |  |  | When changed ( $\mathrm{OFF} \rightarrow \mathrm{ON}$ ) |  | 0.40 | 0.32 | 0.20 |
|  | SM | When not executed |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When executed |  |  | 0.20 | 0.16 | 0.10 |
|  | F | When not executed |  |  | 0.48 | 0.44 | 0.25 |
|  |  | When executed | When displayed |  | 75 | 69 | 65 |
|  |  |  | Display completed |  | 43 | 35 | 33 |
|  | T, C | When not executed |  |  | 0.80 | 0.64 | 0.40 |
|  |  | When executed |  |  | 1.0 | 0.80 | 0.50 |
|  | D | When not executed |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When executed |  |  | 0.60 | 0.48 | 0.30 |
|  | Z | When not executed |  |  | 0.50 | 0.40 | 0.25 |
|  |  | When executed |  |  | 9.4 | 7.9 | 7.4 |
|  | R | When not executed |  |  | - | 0.32 | 0.20 |
|  |  | When executed |  |  | - | 0.48 | 0.30 |

App-4

| Instruction |  | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| PLS |  |  | 12 | 9.5 | 9.2 |
| PLF |  |  | 11 | 9.5 | 8.9 |
| FF | Y | When not executed | 0.68 | 0.40 | 0.25 |
|  |  | When executed | 7.5 | 6.2 | 5.7 |
| DELTA | DY0 | When not executed | 0.50 | 0.40 | 0.25 |
|  |  | When executed | 26 | 21 | 21 |
| DELTAP | DY0 | When not executed | 0.48 | 0.40 | 0.25 |
|  |  | When executed | 58 | 45 | 43 |
| $\begin{aligned} & \text { SFT } \\ & \text { SFTP } \end{aligned}$ |  | When not executed | 0.50 | 0.34 | 0.25 |
|  |  | When executed | 12 | 8.7 | 8.3 |
| MC |  | M0 | 0.40 | 0.32 | 0.20 |
|  |  | D0.0 | 3.3 | 2.9 | 2.8 |
| MCR |  | - | 0.20 | 0.16 | 0.10 |
| $\begin{aligned} & \text { FEND } \\ & \text { END } \end{aligned}$ |  | Error check performed | 660 | 600 | 520 |
|  |  | No error check performed <br> (• Battery check) <br> (- Fuse blown check) <br> (- I/O module verification) | 660 | 600 | 520 |
| NOP |  | - | 0.20 | 0.16 | 0.10 |
| NOPLF PAGE |  | - | 0.20 | 0.16 | 0.10 |

(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:




| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| LD = | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND $=$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| $\mathrm{OR}=$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD < > | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND < > | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| $\mathrm{OR}<>$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD > | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND > | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| OR > | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD < = | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND < = | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| $\mathrm{OR}<=$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD < | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND < | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| $\mathrm{OR}<$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD > = | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND > = | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| OR > = | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LDD $=$ | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| $\mathrm{ORD}=$ | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD < > | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD < > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |

App-6

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| ORD < > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD > | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD < = | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD < = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD < = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD < | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD < | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD < | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD > = | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD > = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD > = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| $\begin{aligned} & \mathrm{BKCMP}=\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}=\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 97 |
|  | $\mathrm{n}=96$ |  | 205 | 175 | 165 |
| $\mathrm{BKCMP}<>$ (S1) (S2) (D) $n$$\mathrm{BKCMP}<>P$ (S1) (S2) (D) $n$ | $\mathrm{n}=1$ |  | 130 | 105 | 98 |
|  | $\mathrm{n}=96$ |  | 210 | 180 | 165 |
| $\begin{aligned} & \mathrm{BKCMP}>\text { (S1) (52) (D) } \mathrm{n} \\ & \mathrm{BKCMP>P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 97 |
|  | $\mathrm{n}=96$ |  | 210 | 180 | 165 |
| $\begin{aligned} & \mathrm{BKCMP>}=\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP>}=\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 98 |
|  | $\mathrm{n}=96$ |  | 205 | 175 | 165 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| BKCMP< (51) (52) (D) n | $\mathrm{n}=1$ | 130 | 105 | 98 |
| BKCMP<P (51) (52) (D) n | $\mathrm{n}=96$ | 210 | 180 | 165 |
| BKCMP<= (51) (52) (D) n | $\mathrm{n}=1$ | 130 | 105 | 97 |
| BKCMP<=P (51) (52) (D) n | $\mathrm{n}=96$ | 205 | 175 | 165 |
| $\begin{aligned} & + \text { (S) (D) } \\ & +P(S)(D) \end{aligned}$ | When executed | 1.0 | 0.80 | 0.50 |
| $\begin{aligned} & + \text { (51) (22) (D) } \\ & +\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | When executed | 1.2 | 0.96 | 0.60 |
| $\begin{aligned} & \text { - (S) (D) } \\ & \text { - P (S) (D) } \end{aligned}$ | When executed | 1.0 | 0.80 | 0.50 |
| $\begin{aligned} & \text { - (51) (52) (D) } \\ & \text { - P (S1) (S2) (D) } \end{aligned}$ | When executed | 1.2 | 0.96 | 0.60 |
| $\begin{aligned} & \mathrm{D}+\text { (S) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed | 1.3 | 1.04 | 0.65 |
| $\begin{aligned} & \mathrm{D}+\text { (51) (22) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | When executed | 1.5 | 1.2 | 0.75 |
| $\begin{aligned} & \text { D- (S) (D) } \\ & \mathrm{D}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed | 1.3 | 1.04 | 0.65 |
| $\begin{aligned} & \mathrm{D}-\text { (S1) (52) (D) } \\ & \mathrm{D}-\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | When executed | 1.5 | 1.2 | 0.75 |
| $\begin{aligned} & \text { * (51) (22) (D) } \\ & \text { * P (91) (82) (D) } \end{aligned}$ | When executed | 1.1 | 0.88 | 0.55 |
| $\begin{aligned} & \text { I (51) (52) (D) } \\ & \text { IP (S1) (52) (D) } \end{aligned}$ | - | 19 | 16 | 15 |
| $\begin{aligned} & \mathrm{D} * \text { (S1) (52) (D) } \\ & \mathrm{D} * \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 41 | 34 | 31 |
| $\begin{aligned} & \hline \mathrm{D} /(51) \text { (52) (D) } \\ & \mathrm{D} / \mathrm{P} \text { (S1) (52) (D) } \end{aligned}$ | - | 28 | 23 | 21 |
| $\begin{aligned} & \mathrm{B}+\text { (S) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 34 | 28 | 26 |
| $\begin{aligned} & \mathrm{B}+\text { (51) (22) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 47 | 39 | 37 |
| $\begin{aligned} & \mathrm{B}-\text { © ( © } \\ & \mathrm{B}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 34 | 28 | 26 |
| $\begin{aligned} & \mathrm{B}-\text { (51) (32) (D) } \\ & \mathrm{B}-\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - | 48 | 40 | 38 |
| $\begin{aligned} & \mathrm{DB}+\text { (S) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 58 | 48 | 44 |
| $\begin{aligned} & \mathrm{DB}+\text { (51) (52) (1) } \\ & \mathrm{DB}+\mathrm{P} \text { (51) (52) (1) } \end{aligned}$ | - | 60 | 49 | 46 |
| $\begin{aligned} & \text { DB - © ( © } \\ & \text { DB-P © ( } \mathrm{C}) \end{aligned}$ | - | 59 | 48 | 45 |
| $\begin{aligned} & \mathrm{DB}-\text { - (51) (52) (D) } \\ & \mathrm{DB}-\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - | 60 | 51 | 45 |

App-8

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| $\begin{aligned} & \mathrm{B} * \text { (51) (52) (ㅁ) } \\ & \mathrm{B} * \mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - | 42 | 35 | 33 |
| $\begin{aligned} & \text { B/ (S1) (52) (D) } \\ & \text { B/P (51) (22) (D) } \end{aligned}$ | - | 48 | 40 | 37 |
| $\begin{aligned} & \mathrm{DB} \text { * (S1) (32) © } \\ & \mathrm{DB} \text { * } \mathrm{P} \text { (S1) (22) (D) } \end{aligned}$ | - | 140 | 120 | 110 |
| $\begin{aligned} & \hline \mathrm{DB} \text { (S1) (52) (D) } \\ & \text { DB/P (51) (52) (D) } \end{aligned}$ | - | 83 | 69 | 65 |
| $\mathrm{BK}+$ (51) (32) (D) n | $\mathrm{n}=1$ | 105 | 86 | 80 |
| $\mathrm{BK}+\mathrm{P}$ (51) (52) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| BK - (51) (22) (D) n | $\mathrm{n}=1$ | 105 | 86 | 80 |
| BK-P (51) (2) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| INC INCP | - | 0.70 | 0.56 | 0.35 |
| DINC DINCP | - | 0.90 | 0.72 | 0.45 |
| $\begin{aligned} & \hline \text { DEC } \\ & \text { DECP } \end{aligned}$ | - | 0.70 | 0.56 | 0.35 |
| DDEC DDECP | - | 0.90 | 0.72 | 0.45 |
| $\begin{aligned} & \hline B C D \\ & B C D P \end{aligned}$ | - | 20 | 16 | 15 |
| DBCD DBCDP | - | 26 | 21 | 20 |
| BIN BINP | - | 19 | 16 | 15 |
| DBIN DBINP | - | 22 | 18 | 17 |
| $\begin{aligned} & \hline \text { DBL } \\ & \text { DBLP } \end{aligned}$ | - | 19 | 16 | 15 |
| WORD WORDP | - | 23 | 19 | 17 |
| $\begin{aligned} & \hline \text { GRY } \\ & \text { GRYP } \end{aligned}$ | - | 19 | 16 | 15 |
| $\begin{aligned} & \hline \text { DGRY } \\ & \text { DGRYP } \end{aligned}$ | - | 23 | 19 | 17 |
| GBIN GBINP | - | 52 | 42 | 40 |
| DGBIN DGBINP | - | 110 | 88 | 84 |
| NEG NEGP | - | 16 | 13 | 12 |
| DNEG DNEGP | - | 19 | 17 | 15 |


| Instruction |  | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| BKBCD (S) () n BKBCDP (S) (D) n |  | $\mathrm{n}=1$ | 78 | 63 | 57 |
|  |  | $\mathrm{n}=96$ | 315 | 275 | 250 |
| BKBIN (5) (D) $n$ BKBINP (5) (D) n |  | $\mathrm{n}=1$ | 74 | 61 | 57 |
|  |  | $\mathrm{n}=96$ | 285 | 255 | 230 |
| MOV MOVP |  | (S) = D0, (D) = D1 | 0.70 | 0.56 | 0.35 |
|  |  | (S) = D 0, (D) $=\mathrm{J} 1 \backslash \mathrm{~W} 1$ | 155 | 130 | 120 |
| DMOV DMOVP |  | (S) = D0, (D) = D1 | 0.90 | 0.72 | 0.45 |
|  |  | (S) = D 0, (D) $=\mathrm{J} 1 \backslash \mathrm{~W} 1$ | 165 | 135 | 120 |
| \$MOV |  | 0 characters | 46 | 38 | 35 |
| \$MOVP |  | 32 characters | 98 | 80 | 73 |
| CML CMLP |  | - | 0.70 | 0.56 | 0.35 |
| DCML DCMLP |  | - | 0.90 | 0.72 | 0.45 |
| BMOV (S) (D) n BMOVP (S) (D) n |  | $\mathrm{n}=1$ | 27 | 21 | 20 |
|  |  | $\mathrm{n}=96$ | 72 | 62 | 53 |
| FMOV (S) (D) $n$ FMOVP (S) (D) $n$ |  | $\mathrm{n}=1$ | 23 | 19 | 17 |
|  |  | $\mathrm{n}=96$ | 48 | 41 | 36 |
| $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{XCHP} \end{aligned}$ |  | - | 7.6 | 6.3 | 5.7 |
| DXCH DXCHP |  | - | 9.5 | 8.0 | 7.1 |
| BXCH (11) (2) n BXCHP (10) (12) $n$ |  | $\mathrm{n}=1$ | 62 | 51 | 48 |
|  |  | $\mathrm{n}=96$ | 165 | 140 | 125 |
| SWAP SWAPP |  | - | 17 | 14 | 13 |
| CJ |  | - | 10 | 8.5 | 8.1 |
| SCJ |  | - | 10 | 8.5 | 8.1 |
| JMP |  | - | 11 | 8.5 | 8.1 |
| GOEND |  | - | 3.3 | 2.9 | 2.8 |
| DI |  | - | 13 | 12 | 11 |
| EI |  | - | 14 | 11 | 11 |
| IMASK |  | - | 41 | 34 | 35 |
| IRET |  | - | 205 | 170 | 155 |
| RFS RFSP | X | $\mathrm{n}=1$ | 55 | 46 | 43 |
|  |  | $\mathrm{n}=96$ | 79 | 64 | 59 |
|  | Y | $\mathrm{n}=1$ | 54 | 45 | 41 |
|  |  | $\mathrm{n}=96$ | 73 | 61 | 56 |

App-10
(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:




| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| WAND (S) (D) WANDP (S) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WAND (51) (52) (ㅁ) WANDP (51) (32) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DAND (S) (D) <br> DANDP (5) (D) | When executed | 1.3 | 1.04 | 0.65 |
| DAND (31) (52) (ㅁ) DANDP (51) (52) () | When executed | 1.5 | 1.2 | 0.75 |
| BKAND (51) (52) (D) n | $\mathrm{n}=1$ | 110 | 87 | 79 |
| BKANDP (51) (52) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| WOR (S) (D) <br> WORP (S) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WOR (51) (32) (D) <br> WORP (51) (52) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DOR (S) (D) <br> DORP (S) (D) | When executed | 1.3 | 1.04 | 0.65 |
| DOR (51) (22) (D) DORP (51) (32) (D) | When executed | 1.5 | 1.2 | 0.75 |
| BKOR (51) (52) (D) n | $\mathrm{n}=1$ | 110 | 87 | 81 |
| BKORP <br> (31) (32) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| WXOR (5) (D) <br> WXORP (5) ( $)$ | When executed | 1.0 | 0.80 | 0.50 |
| WXOR (31) (52) (D) WXORP (51) (52) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DXOR (S) (D) DXORP (S) (D) | When executed | 1.3 | 1.04 | 0.65 |
| DXOR (31) (52) (D) DXORP (51) (52) (D) | When executed | 1.5 | 1.2 | 0.75 |
| BKXOR (51) (52) (D) n | $\mathrm{n}=1$ | 110 | 87 | 81 |
| BKXORP (51) (52) ( ${ }^{\text {n }}$ | $\mathrm{n}=96$ | 185 | 155 | 140 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| WXNR (S) (D) <br> WXNRP (ㄱ) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WXNR (S1) (52) (D) WXNRP (51) (52) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DXNR (S) () DXNRP (5) (ㅁ) | When executed | 1.3 | 1.04 | 0.65 |
| DXNR (51) (52) (D) DXNRP (51) (52) (D) | When executed | 1.5 | 1.2 | 0.75 |
| BKXNR (51) (32) (D) n | $\mathrm{n}=1$ | 110 | 87 | 82 |
| BKXNRP (51) (22) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| ROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 13 | 11 | 9.7 |
| RORP ( $)^{\text {n }}$ | $\mathrm{n}=15$ | 13 | 11 | 9.7 |
| RCR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 15 | 12 | 12 |
| RCRP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 15 | 13 | 12 |
| ROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 13 | 11 | 10 |
| ROLP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 13 | 11 | 10 |
| RCL ( ${ }_{\text {n }}$ | $\mathrm{n}=1$ | 15 | 13 | 12 |
| RCLP (ㅁ) $n$ | $\mathrm{n}=15$ | 16 | 13 | 12 |
| DROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 15 | 12 | 12 |
| DRORP ( ${ }^{\text {n }}$ | $\mathrm{n}=31$ | 15 | 13 | 12 |
| DRCR (D) n | $\mathrm{n}=1$ | 17 | 14 | 14 |
| DRCRP ( ${ }_{\mathrm{n}}$ | $\mathrm{n}=31$ | 18 | 16 | 15 |
| DROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 14 | 13 | 12 |
| DROLP (ㄷ) n | $\mathrm{n}=31$ | 14 | 13 | 12 |
| DRCL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 18 | 15 | 14 |
| DRCLP ( ${ }^{\text {n }}$ | $\mathrm{n}=31$ | 20 | 17 | 16 |
| SFR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 13 | 10 | 9.7 |
| SFRP ( ${ }^{\text {( }} \mathrm{n}$ | $\mathrm{n}=15$ | 13 | 11 | 9.5 |
| SFL ( ) n | $\mathrm{n}=1$ | 12 | 10 | 9.5 |
| SFLP (D) $n$ | $\mathrm{n}=15$ | 12 | 9.8 | 9.5 |
| BSFLR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 42 | 35 | 33 |
|  | $\mathrm{n}=96$ | 69 | 58 | 54 |
| BSFL ( ) n | $\mathrm{n}=1$ | 41 | 34 | 32 |
| BSFLP ( $) \mathrm{n}$ | $\mathrm{n}=96$ | 63 | 53 | 50 |
| DSFR (D) n | $\mathrm{n}=1$ | 19 | 16 | 15 |
| DSFRP ( $\mathrm{n}_{\mathrm{n}}$ | $\mathrm{n}=96$ | 71 | 61 | 53 |
| DSFL (D) n | $\mathrm{n}=1$ | 19 | 16 | 15 |
| DSFLP ( ${ }^{\text {n }}$ | $\mathrm{n}=96$ | 70 | 60 | 52 |

App-12

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| BSET ( n | $\mathrm{n}=1$ |  | 27 | 22 | 20 |
| BSETP (ㅁ) n | $\mathrm{n}=15$ |  | 27 | 22 | 20 |
| BRST ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ |  | 27 | 22 | 21 |
| BRSTP ( $)_{\mathrm{n}}$ | $\mathrm{n}=15$ |  | 27 | 22 | 21 |
| TEST (51) (52) (D) TESTP (51) (22) (D) | - |  | 35 | 30 | 27 |
| DTEST (51) (52) (D) DTESTP (51) (32) (D) | - |  | 37 | 31 | 28 |
| BKRST ( ) n | $\mathrm{n}=1$ |  | 49 | 41 | 38 |
| BKRSTP <br> (D) n | $\mathrm{n}=96$ |  | 64 | 54 | 50 |
| SER (51) (22) (D) $n$ SERP (51) (52) (D) $n$ | $\mathrm{n}=1$ | All match | 56 | 54 | 42 |
|  |  | None match | 56 | 54 | 42 |
|  | $\mathrm{n}=96$ | All match | 280 | 240 | 220 |
|  |  | None match | 280 | 240 | 220 |
| DSER (51) (52) (D) n DSERP (51) (22) (D) n | $\mathrm{n}=1$ | All match | 71 | 67 | 53 |
|  |  | None match | 71 | 67 | 54 |
|  | $\mathrm{n}=96$ | All match | 495 | 415 | 375 |
|  |  | None match | 500 | 415 | 375 |
| SUM | (3) $=0$ |  | 32 | 26 | 25 |
| SUMP | (S) $=$ FFFFH |  | 27 | 22 | 21 |
| DSUM | (5) $=0$ |  | 54 | 44 | 42 |
| DSUMP | (S) = FFFFFFFFFH |  | 54 | 44 | 42 |
| DECO (5) (1) n | $\mathrm{n}=2$ |  | 60 | 50 | 46 |
| $\text { DECOP (S) (ㄷ) } \mathrm{n}$ | $\mathrm{n}=8$ |  | 80 | 65 | 61 |
| $\begin{aligned} & \text { ENCO (S) (D) } n \\ & \text { ENCOP (S) © } n \end{aligned}$ | $\mathrm{n}=2$ | M1 $=$ ON | 66 | 55 | 51 |
|  |  | $\mathrm{M} 4=\mathrm{ON}$ | 66 | 54 | 51 |
|  | $\mathrm{n}=8$ | M1 = ON | 90 | 76 | 71 |
|  |  | M256 = ON | 76 | 74 | 71 |
| $\begin{aligned} & \hline \text { SEG } \\ & \text { SEGP } \end{aligned}$ | - |  | 8.0 | 6.8 | 6.1 |
| $\text { DIS (S) (ㅁ) } n$ | $\mathrm{n}=1$ |  | 47 | 39 | 36 |
| $\text { DISP (S) (D) } n$ | $\mathrm{n}=4$ |  | 53 | 43 | 40 |
| UNI (S) (D) $n$ | $\mathrm{n}=1$ |  | 54 | 44 | 41 |
| $\text { UNIP (S) (D) } n$ | $\mathrm{n}=4$ |  | 60 | 49 | 46 |
| NDIS (이) (ㅁ) (32) NDISP (51) (D) (52) | - |  | 92 | 76 | 38 |
| NUNI (51) (ㅁ) (52) NUNIP (51) (D) (52) | - |  | 47 | 39 | 36 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| WTOB (S) (D) $n$ <br> WTOBP <br> (S) (D) $n$ | $\mathrm{n}=1$ | 56 | 46 | 42 |
|  | $\mathrm{n}=96$ | 190 | 155 | 145 |
| BTOW (S) (D) $n$ BTOWP (S) (D) $n$ | $\mathrm{n}=1$ | 56 | 46 | 42 |
|  | $\mathrm{n}=96$ | 190 | 155 | 145 |
| $\operatorname{MAX}$ (S) (D) $n$ <br> $\operatorname{MAXP}$ (S) (D) $n$ | $\mathrm{n}=1$ | 48 | 40 | 36 |
|  | $\mathrm{n}=96$ | 300 | 240 | 235 |
| $\operatorname{MIN}$ (S) (D) $n$$\operatorname{MINP} \text { (S) (D) } n$ | $\mathrm{n}=1$ | 48 | 40 | 36 |
|  | $\mathrm{n}=96$ | 300 | 240 | 235 |
| DMAX (S) (D) $n$ DMAXP (S) (D) $n$ | $\mathrm{n}=1$ | 52 | 43 | 39 |
|  | $\mathrm{n}=96$ | 600 | 490 | 460 |
| DMIN (S) (D) $n$ DMINP (S) (D) $n$ | $\mathrm{n}=1$ | 52 | 43 | 39 |
|  | $\mathrm{n}=96$ | 585 | 475 | 445 |
| SORT (51) n (52) (11) (12) | $\mathrm{n}=1$ | 66 | 55 | 50 |
|  | $\mathrm{n}=96$ | 105 | 86 | 80 |
| DSORT (51) n (52) (11) (12) | $\mathrm{n}=1$ | 98 | 57 | 52 |
|  | $\mathrm{n}=96$ | 115 | 96 | 88 |
| WSUM (S) (D) $n$ <br> WSUMP <br> (S) (D) $n$ | $\mathrm{n}=1$ | 52 | 43 | 40 |
|  | $\mathrm{n}=96$ | 175 | 140 | 135 |
| DWSUM (S) (D) $n$ <br> DWSUMP (S) (D) $n$ | $\mathrm{n}=1$ | 61 | 51 | 46 |
|  | $\mathrm{n}=96$ | 515 | 420 | 395 |
| FOR n | $\mathrm{n}=0$ | 11 | 8.9 | 8.1 |
| NEXT | - | 8.8 | 7.3 | 6.8 |
| BREAK |  |  |  |  |
| BREAKP |  | 37 | 30 |  |
| CALL Pn CALLP Pn | - | 17 | 14 | 13 |
| CALL Pn S1 to S5 | - | 245 | 200 | 190 |
| CALLP Pn (51) to (55) |  |  |  |  |
| RET | Return to original program | 16 | 13 | 12 |
| FCALL Pn FCALLP Pn | - | 29 | 24 | 22 |
| FCALL Pn (51) to (55) FCALLP Pn (51) to (55) | - | 250 | 205 | 190 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| COM | - | 110 | 77 | 72 |
| IX | - | 65 | 54 | 51 |
| IXEND | - | 30 | 26 | 25 |
| IXDEV + IXSET | Number of contacts 1 | 145 | 120 | 110 |
|  | Number of contacts 14 | 770 | 630 | 585 |
| FIFW FIFWP | Number of data points 0 | 36 | 32 | 28 |
|  | Number of data points 96 | 36 | 32 | 28 |
| FIFR <br> FIFRP | Number of data points 1 | 45 | 41 | 36 |
|  | Number of data points 96 | 93 | 82 | 70 |
| FPOP FPOPP | Number of data points 1 | 40 | 37 | 32 |
|  | Number of data points 96 | 40 | 37 | 32 |
| FINS <br> FINSP | Number of data points 0 | 53 | 44 | 38 |
|  | Number of data points 96 | 100 | 89 | 76 |
| FDEL FDELP | Number of data points 1 | 60 | 50 | 43 |
|  | Number of data points 96 | 110 | 95 | 82 |
| FROM n1 n2 (D) n3 <br> FROMP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | 125 | 105 | 93 |
|  | $\mathrm{n} 3=1000$ | 740 | 695 | 685 |
| DFROn1n2 (D) n3 <br> DFROP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | 130 | 110 | 100 |
|  | $\mathrm{n} 3=500$ | 745 | 695 | 675 |
| TO n1 n2 (S) n3 TOP n1 n2 (S) n3*1 | $\mathrm{n} 3=1$ | 120 | 105 | 92 |
|  | $\mathrm{n} 3=1000$ | 735 | 680 | 645 |
| DTO n1 n2 (S) n3 DTOP n1 n2 (S) n3 *1 | $\mathrm{n} 3=1$ | 130 | 110 | 99 |
|  | $\mathrm{n} 3=500$ | 740 | 680 | 640 |

*1 : The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The CPU also differs in processing time according to the extension base type.)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| LIMIT LIMITP | - | 34 | 28 | 26 |
| DLIMIT DLIMITP | - | 41 | 34 | 30 |
| BAND BANDP | - | 33 | 28 | 25 |
| DBAND DBANDP | - | 40 | 34 | 30 |
| ZONE ZONEP | - | 31 | 25 | 24 |
| DZONE DZONEP | - | 37 | 29 | 28 |
| $\begin{aligned} & \hline \text { RSET } \\ & \text { RSETP } \end{aligned}$ | - | - | 18 | 16 |
| DATERD DATERDP | - | 30 | 25 | 23 |
| DATEWR DATEWRP | - | 69 | 57 | 54 |
| DATE+ | No digit increase | 47 | 39 | 36 |
| DATE+P | Digit increase | 50 | 42 | 38 |
| DATE - | No digit increase | 47 | 40 | 36 |
| DATE - P | Digit increase | 50 | 42 | 38 |
| SECOND SECONDP | - | 28 | 24 | 22 |
| HOUR HOURP | - | 38 | 32 | 29 |
| WDT WDTP | - | 18 | 15 | 14 |
| DUTY | - | 41 | 36 | 32 |
| $\begin{aligned} & \hline \text { ZRRDB } \\ & \text { ZRRDBP } \end{aligned}$ | - | - | 24 | 22 |
| ZRWRB ZRWRBP | - | - | 27 | 24 |
| ADRSET ADRSETP | - | 23 | 19 | 18 |
| ZPUSH ZPUSHP | - | 38 | 33 | 30 |
| $\begin{aligned} & \hline \text { ZPOP } \\ & \text { ZPOPP } \end{aligned}$ | - | 37 | 31 | 29 |
| ZCOM | - | 105 | 82 | 80 |

(4) Processing time for QCPU instructions (QCPU instructions only)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| UNIRD | $\mathrm{n}=1$ | 96 | 80 | 74 |
| UNIRDP | $\mathrm{n}=16$ | 440 | 370 | 340 |

App-16
(5) Instructions executable by the product with the first 5 digits of the serial No. "04122" or higher

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| LDE = | Single precision | In conductive status |  | 43.0 | 35.5 | 33.0 |
|  |  | In non-conductive status |  | 46.0 | 38.0 | 35.5 |
| ANDE = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 35.5 | 29.5 | 26.5 |
|  |  |  | In non-conductive status | 42.0 | 35.0 | 32.5 |
| ORE = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 42.0 | 35.0 | 32.5 |
|  |  |  | In non-conductive status | 37.0 | 31.0 | 28.5 |
| LDE < > | Single precision | In conductive status |  | 46.0 | 38.0 | 35.5 |
|  |  | In non-conductive status |  | 43.5 | 36.0 | 33.0 |
| ANDE < > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.5 | 31.5 | 29.0 |
|  |  |  | In non-conductive status | 39.5 | 33.0 | 30.5 |
| ORE < > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 35.0 |
|  |  |  | In non-conductive status | 34.5 | 29.0 | 26.5 |
| LDE > | Single precision | In conductive status |  | 46.0 | 37.5 | 35.5 |
|  |  | In non-conductive status |  | 46.0 | 38.5 | 35.0 |
| ANDE > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.5 | 32.0 | 29.0 |
|  |  |  | In non-conductive status | 42.0 | 35.0 | 32.5 |
| ORE > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 34.5 |
|  |  |  | In non-conductive status | 37.0 | 31.0 | 29.0 |
| LDE < = | Single precision | In conductive status |  | 45.5 | 37.5 | 35.0 |
|  |  | In non-conductive status |  | 46.5 | 38.5 | 35.5 |
| ANDE < = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.5 | 31.5 | 29.0 |
|  |  |  | In non-conductive status | 42.5 | 35.5 | 32.5 |
| ORE < = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 34.5 |
|  |  | When executed | In non-conductive status | 37.5 | 31.5 | 28.5 |
| LDE < | Single precision | In conductive status |  | 45.5 | 37.5 | 35.0 |
|  |  | In non-conductive status |  | 46.5 | 38.5 | 35.5 |
| ANDE < | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.0 | 31.5 | 29.0 |
|  |  |  | In non-conductive status | 42.5 | 35.5 | 32.5 |
| ORE < | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 34.5 |
|  |  |  | In non-conductive status | 37.5 | 31.5 | 29.0 |
| LDE > = | Single precision | In conductive status |  | 45.5 | 38.0 | 35.5 |
|  |  | In non-conductive status |  | 46.5 | 38.0 | 35.0 |
| ANDE > = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  |  | In conductive status | 38.5 | 32.0 | 29.0 |
|  |  | When executed | In non-conductive status | 42.5 | 35.5 | 32.5 |


| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| ORE > = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 38.5 | 34.5 |
|  |  |  | In non-conductive status | 37.5 | 31.0 | 28.5 |
| $\begin{aligned} & \mathrm{E}+\text { (S) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | Single precision | (S) $=0$, (D) $=0$ |  | 29.5 | 25.0 | 23.0 |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 65.5 | 60.5 | 49.5 |
| $\begin{aligned} & \mathrm{E}+\text { (51) (22) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | Single precision | (31) $=0$, (32) $=0$ |  | 31.0 | 27.0 | 24.0 |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ |  | 66.5 | 56.0 | 51.0 |
| $\begin{aligned} & \text { E- (S) (D) } \\ & \text { E-P © (D) } \end{aligned}$ | Single precision | (S) $=0$, (D) $=0$ |  | 29.5 | 25.0 | 23.0 |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 48.5 | 41.0 | 37.5 |
| $\begin{aligned} & \text { E- (S1) (52) (D) } \\ & \text { E-P (S4) (52) (D) } \end{aligned}$ | Single precision | (31) $=0$, (32) $=0$ |  | 31.0 | 27.0 | 24.0 |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ |  | 50.5 | 42.5 | 38.5 |
| $\begin{aligned} & \mathrm{E}^{*} \text { (S1) (22) (D) } \\ & \mathrm{E}^{*} \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | Single precision | (31) $=0$, (32) $=0$ |  | 30.0 | 25.5 | 23.0 |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ |  | 65.5 | 55.0 | 49.5 |
| $\begin{aligned} & \text { E/ (51) (52) (D) } \\ & \text { E/P (51) (52) (D) } \end{aligned}$ | Single precision | (31) $=0$, (32) $=1$ |  | 30.0 | 26.0 | 23.0 |
|  |  | (51) $=2^{127}$, (52) $=-2$ | $2^{126}$ | 69.5 | 57.5 | 53.0 |
| INT INTP | Single precision | (5) $=0$ |  | 21.5 | 18.5 | 16.0 |
|  |  | (S) $=32766.5$ |  | 38.0 | 32.0 | 29.5 |
| DINT DINTP | Single precision | (S) $=0$ |  | 23.0 | 19.5 | 17.5 |
|  |  | (S) $=1234567890$ |  | 42.0 | 35.5 | 32.0 |
| $\begin{aligned} & \text { FLT } \\ & \text { FLTP } \end{aligned}$ | Single precision | (S) $=0$ |  | 22.5 | 19.5 | 17.0 |
|  |  | (S) $=7 \mathrm{FFFH}$ |  | 26.5 | 23.0 | 20.0 |
| DFLT DFLTP | Single precision | (S) $=0$ |  | 23.0 | 20.0 | 17.5 |
|  |  | (S) $=7$ FFFFFFFH |  | 26.0 | 23.5 | 19.5 |
| ENEG ENEGP | (5) $=0$ |  |  | 20.5 | 17.0 | 15.5 |
|  | (S) $=\mathrm{E}-1.0$ |  |  | 31.5 | 26.0 | 24.0 |
| EMOV EMOVP | - |  |  | 1.5 | 1.2 | 1.0 |
| ESTR ESTRP | - |  |  | 604.0 | 686.0 | 831.0 |
| EVAL EVALP | Decimal point format all 2-digit specification |  |  | 138.0 | 148.0 | 196.0 |
|  | Exponent format all 6-digit specification |  |  | 164.0 | 177.0 | 214.0 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| $\begin{aligned} & \text { SIN } \\ & \text { SINP } \end{aligned}$ | Single precision |  | 204.0 | 173.0 | 157.0 |
| $\begin{aligned} & \hline \cos \\ & \operatorname{cosp} \end{aligned}$ | Single precision |  | 187.0 | 158.0 | 144.0 |
| TAN TANP | Single precision |  | 224.0 | 190.0 | 173.0 |
| $\begin{aligned} & \hline \text { RAD } \\ & \text { RADP } \end{aligned}$ | Single precision |  | 51.0 | 43.0 | 39.0 |
| $\begin{aligned} & \hline \text { DEG } \\ & \text { DEGP } \end{aligned}$ | Single precision |  | 51.0 | 43.0 | 39.0 |
| $\begin{aligned} & \hline \text { SQR } \\ & \text { SQRP } \end{aligned}$ | Single precision |  | 60.0 | 51.0 | 46.5 |
| $\begin{aligned} & \text { EXP } \\ & \text { EXPP } \end{aligned}$ | Single precision | (S) $=-10$ | 306.0 | 259.0 | 235.0 |
|  |  | (S) $=1$ | 306.0 | 259.0 | 235.0 |
| $\begin{aligned} & \text { LOG } \\ & \text { LOGP } \end{aligned}$ | Single precision | (5) $=1$ | 73.0 | 61.5 | 56.0 |
|  |  | (s) $=10$ | 301.0 | 255.0 | 232.0 |
| $\begin{aligned} & \hline \text { RND } \\ & \text { RNDP } \end{aligned}$ | - |  | 12.5 | 11.0 | 10.0 |
| SRND SRNDP | - |  | 13.5 | 12.0 | 11.0 |


| Instruction Name | Condition/Number of Points Processed |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| COM *2 | With auto refresh of CPU shared memory | Refresh range: 2k words <br> ( 0.5 k words assigned equally to all CPUs) | - | 920 | 880 |
|  | Without auto refresh of CPU shared memory | - | - | 150 | 135 |
| FROM | Read from CPU shared memory of host CPU | n3 = 1 | - | 100 | 90 |
|  |  | n3 $=320$ | - | 440 | 420 |
|  | Read from CPU shared memory of another CPU | n3 = 1 | - | 110 | 105 |
|  |  | n3 $=320$ | - | 305 | 290 |
| TO | Write to CPU shared memory of host CPU | n3 $=1$ | - | 100 | 95 |
|  |  | n3 $=320$ | - | 440 | 425 |
| S.TO | Write to CPU shared memory of host CPU | n4 = 1 | - | 205 | 195 |
|  |  | $\mathrm{n} 4=320$ | - | 545 | 525 |

*2: If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.

For a system having only the main base unit

$$
\text { (Instruction processing time increase) }=4 \times 0.54 \times \text { (number of points }
$$ processed) $\times$ (number of other CPUs) ( $\mu \mathrm{s}$ )

For a system including extension base units

> (Instruction processing time increase) $=4 \times 1.30 \times$ (number of points processed) $\times($ number of other CPUs$)(\mu \mathrm{s})$
(6) Table of the time to be added when file register, module access device or link direct device is used

| Instruction Name | data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| File register ( ZR ) | Bit | Source | - | 34 | 32 |
|  |  | Destination | - | 23 | 22 |
|  | Word | Source | - | 13 | 12 |
|  |  | Destination | - | 9 | 8 |
|  | Double word | Source | - | 14 | 13 |
|  |  | Destination | - | 10 | 9 |
| Module access device <br> (UnlG $\square$, U3EnlG0 to G511) | Bit | Source | 99 | 82 | 77 |
|  |  | Destination | 167 | 137 | 129 |
|  | Word | Source | 74 | 61 | 58 |
|  |  | Destination | 72 | 60 | 56 |
|  | Double word | Source | 76 | 63 | 59 |
|  |  | Destination | 92 | 75 | 71 |
| Link direct device (Jn\} \square  )  | Bit | Source | 178 | 147 | 137 |
|  |  | Destination | 303 | 248 | 233 |
|  | Word | Source | 154 | 126 | 118 |
|  |  | Destination | 153 | 125 | 117 |
|  | Double word | Source | 155 | 127 | 119 |
|  |  | Destination | 163 | 133 | 125 |

## Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/Redundant CPU

The processing time for the individual instructions are shown in the table on the following pages. Operation processing time can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing times rather than as being strictly accurate.
(1) Sequence instructions

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| LD <br> LDI <br> AND <br> ANI <br> OR <br> ORI | - | 0.079 | 0.034 | 0.034 | 0.034 |
| LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | - | 0.158 | 0.068 | 0.068 | 0.068 |
| ANB ORB MPS MRD MPP | - | 0.079 | 0.034 | 0.034 | 0.034 |
| INV | When not executed <br> When executed | 0.079 | 0.034 | 0.034 | 0.034 |
| MEP MEF | When not executed When executed | 0.173 | 0.073 | 0.073 | 0.073 |
| $\begin{aligned} & \text { EGP } \\ & \text { EGF } \end{aligned}$ | When not executed $(\mathrm{OFF} \rightarrow \mathrm{OFF})$ <br> $(\mathrm{ON} \rightarrow \mathrm{ON})$ <br> When executed $(\mathrm{OFF} \rightarrow \mathrm{ON})$ <br>  <br>  <br>  <br> $(\mathrm{ON} \rightarrow \mathrm{OFF})$ | 0.158 | 0.068 | 0.068 | 0.068 |



| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| SFT | When not executed | 0.47 | 0.20 | 0.20 | 0.20 |
| SFTP | When executed | 1.66 | 0.71 | 0.71 | 0.71 |
| MC | - | 0.24 | 0.10 | 0.10 | 0.10 |
| MCR | - | 0.079 | 0.034 | 0.034 | 0.034 |
|  | Error check performed | 380 | 150 | 150 | 500 |
| $\begin{aligned} & \text { FEND } \\ & \text { END } \end{aligned}$ | No error check performed <br> (- Battery check) <br> (• Fuse blown check) <br> (- I/O module verification) | 380 | 150 | 150 | 500 |
| NOP | - | 0.079 | 0.034 | 0.034 | 0.034 |
| NOPLF <br> PAGE | - | 0.079 | 0.034 | 0.034 | 0.034 |

(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:
Q02CPU
$0.079 \times($ No. of steps for each instruction +1$) \mu \mathrm{s}$
Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU,
Q25PHCPU, Q12PRHCPU, Q25PRHCPU $0.034 \times($ No. of steps for each instruction +1$) \mu \mathrm{s}$

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| LD = | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND $=$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| $\mathrm{OR}=$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD < > | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND < > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| $\mathrm{OR}<>$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD > | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| OR > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD < = | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND < = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| $\mathrm{OR}<=$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD < | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND < | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| $\mathrm{OR}<$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD > = | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND > = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| OR > = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LDD = | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.39 | 0.17 | 0.17 | 0.17 |
| ANDD $=$ | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.39 | 0.17 | 0.17 | 0.17 |
| ORD $=$ | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD < > | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD < > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD < > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD > | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD < = | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD < = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD < = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |


| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| LDD < | In conductive status |  |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD < | When not executed |  |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed |  | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD < | When not executed |  |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed |  | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD > = | In conductive status |  |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD > = | When not executed |  |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed |  | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD > = | When not executed |  |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed |  | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDE $={ }^{* 1}$ | Single precision | In conductive status |  | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE $={ }^{* 1}$ | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | - | - | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE $={ }^{* 1}$ | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1 : The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom : The first 5 digits of the serial No. are " 05032 " or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| LDE<> *1 | Single precision | In conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE<> *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE<> *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE> *1 | Single precision | When not executed |  | 92 | 40 | 6.4 | 6.4 |
|  |  | In conductive status |  | 14.9 | 6.4 |  |  |
|  |  |  |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE> * ${ }^{\text {1 }}$ | Single precision | Wh | not executed | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | Wh | not executed | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1 : The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are " 05031 " or lower Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| ORE>*1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE<= *1 | Single precision | In conductive status |  | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE<= *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE<= *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE<*1 | Single precision | In conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1 : The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom : The first 5 digits of the serial No. are " 05032 " or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| ANDE<*1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE< *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE>= *1 | Single precision | In conductive status |  | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE>= *1 | Single precision | Wh | not executed | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | Wh | not executed | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1 : The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are " 05031 " or lower Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| ORE>= *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LD\$ = | In conductive status |  |  | 38 | 16 | 16 | 16 |
|  | In non-conductive status |  |  | 34 | 15 | 15 | 15 |
| AND\$ = | When not executed |  |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed |  | In conductive status | 39 | 17 | 17 | 17 |
|  |  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| OR\$ = | When not executed |  |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed |  | In conductive status | 40 | 17 | 17 | 17 |
|  |  |  | In non-conductive status | 33 | 14 | 14 | 14 |
| LD\$ < > | In conductive status |  |  | 32 | 14 | 14 | 14 |
|  | In non-conductive status |  |  | 40 | 17 | 17 | 17 |
| AND\$ < > | When not executed |  |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed |  | In conductive status | 33 | 14 | 14 | 14 |
|  |  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| ORS < > | When not executed |  |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed |  | In conductive status | 32 | 14 | 14 | 14 |
|  |  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| LD\$ > | In conductive status |  |  | 32 | 14 | 14 | 14 |
|  | In non-conductive status |  |  | 40 | 17 | 17 | 17 |

*1 : The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are " 05031 " or lower
Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| AND\$ > | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 33 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| OR\$ > | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 32 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| LD\$ < = | In conductive status |  | 40 | 17 | 17 | 17 |
|  | In non-conductive status |  | 32 | 14 | 14 | 14 |
| AND\$ < = | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 39 | 17 | 17 | 17 |
|  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| ORS < = | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 40 | 17 | 17 | 17 |
|  |  | In non-conductive status | 33 | 14 | 14 | 14 |
| LD\$ < | In conductive status |  | 32 | 14 | 14 | 14 |
|  | In non-conductive status |  | 40 | 17 | 17 | 17 |
| AND\$ < | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 32 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 16 | 16 | 16 |
| OR\$ < | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 32 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 16 | 16 | 16 |
| LD \$ > = | In conductive status |  | 40 | 17 | 17 | 17 |
|  | In non-conductive status |  | 32 | 14 | 14 | 14 |
| AND\$ > = | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 39 | 16 | 16 | 16 |
|  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| $\mathrm{OR} \$>=$ | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 39 | 17 | 17 | 17 |
|  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| $\begin{aligned} & \mathrm{BKCMP}=\text { (S1) (S2) (D) } n \\ & \mathrm{BKCMP}=P \text { (S1) (S2) (D) } n \end{aligned}$ | $\mathrm{n}=1$ |  | 48 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | 142 | 61 | 61 | 61 |
| $\begin{aligned} & \text { BKCMP <> (S1) (S2) (D) } n \\ & \text { BKCMP <>P (S1) (S2) (D) } n \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $=96$ | 150 | 65 | 65 | 65 |
| $\begin{aligned} & \mathrm{BKCMP}>\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}>\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $=96$ | 142 | 61 | 61 | 61 |
| $\begin{aligned} & \mathrm{BKCMP}>=\text { (S1) (S2) (D) } n \\ & \text { BKCMP }>=P \text { (S1) (S2) (D) } n \end{aligned}$ |  | = 1 | 48 | 21 | 21 | 21 |
|  |  | $=96$ | 150 | 65 | 65 | 65 |
| $\begin{aligned} & \mathrm{BKCMP}<\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}<\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $=96$ | 158 | 68 | 68 | 68 |
| $\begin{aligned} & \mathrm{BKCMP}<=\text { (S1) (S2) (D) } n \\ & \mathrm{BKCMP}<=\mathrm{P} \text { (S1) (S2) (D) } n \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $=96$ | 150 | 65 | 65 | 65 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & + \text { (S) (D) } \\ & +\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & + \text { +(51) (52) (D) } \\ & +\mathbf{P} \text { (S1) (52) (D) } \end{aligned}$ | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \text { - (S) (D) } \\ & \text { - P © (D) } \end{aligned}$ | When executed | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & \text { - (51) (32) (D) } \\ & \text { - P (51) (22) (D) } \end{aligned}$ | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \mathrm{D}+\text { (S) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{aligned} & \mathrm{D}+\text { (51) (22) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \text { D- (S) © } \\ & \mathrm{D}-\mathrm{P} \text { (S) © } \end{aligned}$ | When executed | 0.71 | 0.30 | 0.30 | 0.30 |
| $\begin{aligned} & \mathrm{D}-\text { - (51) (22) (D) } \\ & \mathrm{D}-\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \text { * (51) (22) (D) } \\ & \text { * P (S1) (52) (D) } \end{aligned}$ | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline \text { I (11) (32) (D) } \\ & \text { IP (51) (22) (D) } \end{aligned}$ | - | 2.7 | 1.2 | 1.2 | 1.2 |
| $\begin{aligned} & \mathrm{D} * \text { (S1) (52) (D) } \\ & \mathrm{D} * \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 7.9 | 3.4 | 3.4 | 3.4 |
| $\begin{aligned} & \mathrm{D} / \text { (S1) (52) © } \\ & \mathrm{D} / \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 14 | 6.1 | 6.1 | 6.1 |
| $\begin{aligned} & \mathrm{B}+\text { (S) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 2.2 | 1.0 | 1.0 | 1.0 |
| $\begin{aligned} & \mathrm{B}+\text { (51) (52) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - | 5.0 | 2.2 | 2.2 | 2.2 |
| $\begin{aligned} & \mathrm{B}-\text { (S) (D) } \\ & \mathrm{B}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 2.0 | 0.9 | 0.9 | 0.9 |
| $\begin{aligned} & \text { B - (51) (52) (D) } \\ & \mathrm{B}-\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 4.9 | 2.1 | 2.1 | 2.1 |
| $\begin{aligned} & \text { DB+ (S) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 12 | 5.0 | 5.0 | 5.0 |
| $\begin{aligned} & \mathrm{DB}+\text { (51) (52) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - | 12 | 5.3 | 5.3 | 5.3 |
| $\begin{aligned} & \text { DB - (S) (D) } \\ & \text { DB-P (S) (D) } \end{aligned}$ | - | 11 | 4.8 | 4.8 | 4.8 |
| $\begin{aligned} & \text { DB - (51) (52) (D) } \\ & \text { DB - P (S1) (52) (D) } \end{aligned}$ | - | 12 | 5.2 | 5.2 | 5.2 |
| $\begin{aligned} & \mathrm{B} * \text { (S1) (52) (D) } \\ & \mathrm{B} * \mathrm{P} \text { (51) (22) () } \end{aligned}$ | - | 3.7 | 1.6 | 1.6 | 1.6 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & \mathrm{B} / \text { (51) (52) (D) } \\ & \mathrm{B} / \mathrm{P} \text { (51) (52) (D) } \end{aligned}$ |  | - | 3.8 | 1.6 | 1.6 | 1.6 |
| $\begin{aligned} & \mathrm{DB} \text { * (11) (52) (D) } \\ & \mathrm{DB} \text { * } \mathrm{P} \text { (51) (52) (D) } \end{aligned}$ |  | - | 24 | 10 | 10 | 10 |
| $\begin{aligned} & \mathrm{DB} / \text { (51) (52) (D) } \\ & \mathrm{DB} / \mathrm{P} \text { (51) (52) (D) } \end{aligned}$ |  | - | 27 | 12 | 12 | 12 |
| $\begin{aligned} & \mathrm{E}+\text { © © } \\ & \mathrm{E}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | Single precision | (S) $=0$, ( $)=0$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  | Double precision | (S) $=0$, ( $)=0$ | 203 | 87 | - | - |
|  |  | (S) $=2^{127}$, ( D) $=2^{127}$ | 203 | 87 | - | - |
| $\begin{aligned} & \mathrm{E}+\text { (51) (32) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | Single precision | (51) $=0$, (32) $=0$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  |  | (51) $=2^{127}$, (22) $=2^{127}$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (51) $=0$, (32) $=0$ | 209 | 90 | - | - |
|  |  | (51) $=2^{127}$, (52) $=2^{127}$ | 209 | 90 | - | - |
| $\begin{aligned} & \text { E- (S) (D) } \\ & \text { E-P (S) (D) } \end{aligned}$ | Single precision | (S) $=0$, ( $)=0$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  | Double precision | (S) $=0$, (D) $=0$ | 202 | 87 | - | - |
|  |  | (S) $=2^{127}$, ( D) $=2^{127}$ | 202 | 87 | - | - |
| $\begin{aligned} & \mathrm{E}-\text { (51) (52) © } \\ & \mathrm{E}-\mathrm{P} \text { (S1) (52) (D) } \end{aligned}$ | Single precision | (51) $=0$, (32) $=0$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  |  | (51) $=2^{127}$, (52) $=2^{127}$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (51) $=0$, (32) $=0$ | 210 | 90 | - | - |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ | 210 | 90 | - | - |
| $\begin{aligned} & \mathrm{E}^{*} \text { (51) (2) (D) } \\ & \mathrm{E}^{*} \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | Single precision | (51) $=0$, (32) $=0$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  |  | (51) $=2^{126}$, (52) $=2^{127}$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (51) $=0$, (32) $=0$ | 222 | 96 | - | - |
|  |  | (51) $=2^{126}$, (32) $=2^{127}$ | 222 | 96 | - | - |
| $\begin{aligned} & \text { E/ (51) (52) (D) } \\ & \text { E/P (51) (52) (D) } \end{aligned}$ | Single precision | (51) $=0$, (32) $=1$ | 12 | 5.2 | 5.2 | 5.2 |
|  |  | (51) $=2^{127}$, (32) $=-2^{126}$ | 12 | 5.2 | 5.2 | 5.2 |
|  | Double precision | (51) $=0$, (32) $=1$ | 369 | 159 | - | - |
|  |  | (51) $=2^{127}$, (52) $=-2^{126}$ | 369 | 159 | - | - |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & \$+\text { (S) (D) } \\ & \text { \$+P (S) © } \end{aligned}$ |  | - | 68 | 29 | 29 | 29 |
| $\begin{aligned} & \$+\text { (S1) (52) (D) } \\ & \$+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ |  | - | 81 | 35 | 35 | 35 |
| $\begin{aligned} & \hline \text { INC } \\ & \text { INCP } \end{aligned}$ |  | - | 0.32 | 0.14 | 0.14 | 0.14 |
| DINC DINCP |  | - | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline \text { DEC } \\ & \text { DECP } \end{aligned}$ |  | - | 0.32 | 0.14 | 0.14 | 0.14 |
| $\begin{aligned} & \hline \text { DDEC } \\ & \text { DDECP } \end{aligned}$ |  | - | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline B C D \\ & B C D P \end{aligned}$ |  | - | 1.1 | 0.48 | 0.48 | 0.48 |
| $\begin{aligned} & \hline \text { DBCD } \\ & \text { DBCDP } \end{aligned}$ |  | - | 3.2 | 1.4 | 1.4 | 1.4 |
| BIN BINP |  | - | 1.0 | 0.44 | 0.44 | 0.44 |
| DBIN DBINP |  | - | 1.9 | 0.82 | 0.82 | 0.82 |
| INT INTP | Single precision | (S) $=0$ | 3.2 | 1.4 | 1.4 | 1.4 |
|  |  | (5) $=32766.5$ | 3.2 | 1.4 | 1.4 | 1.4 |
|  | Double precision | (5) $=0$ | 22 | 9.3 | - | - |
|  |  | (5) $=32766.5$ | 22 | 9.3 | - | - |
| DINT DINTP | Single precision | (S) $=0$ | 2.5 | 1.1 | 1.1 | 1.1 |
|  |  | (S) $=1234567890.3$ | 2.5 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (S) $=0$ | 24 | 10 | - | - |
|  |  | (S) $=1234567890.3$ | 24 | 10 | - | - |
| $\begin{aligned} & \text { FLT } \\ & \text { FLTP } \end{aligned}$ | Single precision | (S) $=0$ | 2.1 | 0.92 | 0.92 | 0.92 |
|  |  | (5) $=7 \mathrm{FFFH}$ | 2.1 | 0.92 | 0.92 | 0.92 |
|  | Double precision | (S) $=0$ | 22 | 9.6 | - | - |
|  |  | (5) $=7 \mathrm{FFFH}$ | 22 | 9.6 | - | - |
| DFLT DFLTP | Single precision | (S) $=0$ | 2.1 | 0.88 | 0.88 | 0.88 |
|  |  | (S) $=7$ FFFFFFFFH | 2.1 | 0.88 | 0.88 | 0.88 |
|  | Double precision | (5) $=0$ | 26 | 11 | - | - |
|  |  | (S) $=7$ FFFFFFFFH | 26 | 11 | - | - |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & \hline \text { DBL } \\ & \text { DBLP } \end{aligned}$ | - | 4.5 | 1.9 | 1.9 | 1.9 |
| WORD WORDP | - | 4.7 | 2.0 | 2.0 | 2.0 |
| $\begin{aligned} & \hline \text { GRY } \\ & \text { GRYP } \end{aligned}$ | - | 4.7 | 2.0 | 2.0 | 2.0 |
| DGRY DGRYP | - | 5.3 | 2.3 | 2.3 | 2.3 |
| $\begin{aligned} & \text { GBIN } \\ & \text { GBINP } \end{aligned}$ | - | 18 | 7.7 | 7.7 | 7.7 |
| DGBIN DGBINP | - | 32 | 14 | 14 | 14 |
| NEG NEGP | - | 3.6 | 1.6 | 1.6 | 1.6 |
| DNEG DNEGP | - | 4.3 | 1.8 | 1.8 | 1.8 |
| ENEG ENEGP | - | 3.9 | 1.7 | 1.7 | 1.7 |
| $\begin{aligned} & \operatorname{BKBCD} \text { (S) (ㄷ) } \mathrm{n} \\ & \mathrm{BKBCDP} \text { (S) © } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ | 38 | 17 | 17 | 17 |
|  | $\mathrm{n}=96$ | 99 | 43 | 43 | 43 |
| BKBIN | $\mathrm{n}=1$ | 38 | 17 | 17 | 17 |
| BKBINP (S) (D) $n$ | $\mathrm{n}=96$ | 99 | 43 | 43 | 43 |
| MOV MOVP | (S) = D0, (D) = D1 | 0.24 | 0.10 | 0.10 | 0.10 |
|  | (S) $=\mathrm{D} 0,(\mathrm{D})=\mathrm{J} 1 \backslash \mathrm{~W} 1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | $140^{* 1}$ | $60^{* 1}$ | $60^{* 1}$ | $60^{* 1}$ |
| DMOV DMOVP | (S) $=\mathrm{D} 0$, ( ) $=\mathrm{D} 1$ | 0.47 | 0.20 | 0.20 | 0.20 |
|  | (S) = D0, © ${ }^{\text {( }}$ = J1 W 1 | - | - | - | - |
|  |  | - | - | - | - |
|  |  | $147^{* 1}$ | $64^{* 1}$ | $64^{* 1}$ | $64^{* 1}$ |
| EMOV EMOVP | - | 0.63 | 0.27 | 0.27 | 0.27 |
| \$MOV \$MOVP | - | 40 | 17 | 17 | 17 |
| CML CMLP | - | 0.40 | 0.17 | 0.17 | 0.17 |
| DCML DCMLP | - | 0.55 | 0.24 | 0.24 | 0.24 |

*1 : The upper row indicates the processing time when A38B/A1S38B and the extension base are used.
The center row indicates the processing time when $\mathrm{A} 38 \mathrm{HB} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{HB}$ is used.
The lower row indicates the processing time when Q312B is used.

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| BMOV (S) ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 17 | 7.1 | 7.1 | 7.1 |
| BMOVP (S) (0) n | $\mathrm{n}=96$ | 32 | 14 | 14 | 14 |
| FMOV (5) ( ) n | $\mathrm{n}=1$ | 6.7 | 2.9 | 2.9 | 2.9 |
| FMOVP (S) ( n | $\mathrm{n}=96$ | 14 | 6.1 | 6.1 | 6.1 |
| $\overline{X C H}$ XCHP DXCH DXCHP | - | 1.3 | 0.54 | 0.54 | 0.54 |
| BXCH (17) (2) n | $\mathrm{n}=1$ | 31 | 13 | 13 | 13 |
| BXCHP (1) (12) n | $\mathrm{n}=96$ | 84 | 36 | 36 | 36 |
| SWAP SWAPP | - | 3.7 | 1.6 | 1.6 | 1.6 |
| CJ | - | 3.2 | 1.4 | 1.4 | 1.4 |
| SCJ | - | 3.2 | 1.4 | 1.4 | 1.4 |
| JMP | - | 3.2 | 1.4 | 1.4 | 1.4 |
| GOEND | - | 0.39 | 0.34 | 0.34 | 0.34 |
| DI | - | 0.95 | 0.41 | 0.41 | 0.41 |
| EI | - | 1.3 | 0.54 | 0.54 | 0.54 |
| IMASK | - | 11 | 4.6 | 4.6 | 4.6 |
| IRET | - | 1.6 | 0.68 | 0.68 | 0.68 |
| RFS | $\mathrm{n}=1$ | 6.7 | 4.7 | 4.7 | 4.7 |
| RFSP | $\mathrm{n}=96$ | 19 | 13 | 13 | 13 |
| UDCNT1 | - | 15 | 6.5 | 6.5 | - |
| UDCNT2 | - | 16 | 6.8 | 6.8 | - |
| TTMR | - | 10 | 4.4 | 4.4 | - |
| STMR | - | 20 | 7.1 | 7.1 | - |
| ROTC | - | 26 | 11 | 11 | - |
| RAMP | - | 18 | 7.7 | 7.7 | - |
| SPD | - | 19 | 8.3 | 8.3 | - |
| PLSY | - | 10 | 4.5 | 4.5 | - |
| PWM | - | 9.1 | 3.9 | 3.9 | - |
| MTR | - | 11 | 4.9 | 4.9 | - |

(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:
Q02CPU
$0.079 \times($ No. of steps for each instruction +1$) \mu \mathrm{s}$ Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU, Q12PRHCPU, Q25PRHCPU $\cdot 0.034 \times($ No. of steps for each instruction +1$) \mu \mathrm{s}$

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| WAND (S) (D) WANDP (S) (D) | When executed | 0.39 | 0.17 | 0.17 | 0.17 |
| WAND (51) (52) (D) WANDP (51) (52) (ㅁ) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \text { DAND © © } \\ & \text { DANDP © © } \end{aligned}$ | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DAND (51) (52) (D) DANDP (51) (52) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKAND (51) (32) (D) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKANDP (51) (52) (D) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| WOR (S) (D) WORP (S) (D) | When executed | 0.40 | 0.17 | 0.17 | 0.17 |
| WOR (S1) (52) (D) WORP (51) (52) (D) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| DOR (S) (ㅁ) <br> DORP (5) () | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DOR (51) (52) (ㅁ) DORP (51) (52) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKOR (51) (52) (D) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKORP (51) (52) (D) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| WXOR (S) (D) WXORP (S) (D) | When executed | 0.39 | 0.17 | 0.17 | 0.17 |
| WXOR (51) (52) (D) WXORP (51) (52) (D) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| DXOR (S) (D) <br> DXORP (S) (D) | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DXOR (51) (52) (ㅁ) DXORP (51) (52) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKXOR (51) (32) (D) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
|  | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| WXNR (S) (D) WXNRP (S) (D) | When executed | 0.40 | 0.17 | 0.17 | 0.17 |
| WXNR (51) (52) (D) WXNRP (51) (52) (D) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \text { DNXR (S © } \\ & \text { DNXRP (S) © } \end{aligned}$ | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DNXR (51) (32) (D) <br> DNXRP (51) (52) (ㅁ) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKNXOR (51) (52) (D) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKNXORP (51) (52) (D) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| ROR ( ) n | $\mathrm{n}=1$ | 2.0 | 0.85 | 0.85 | 0.85 |
| RORP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| RCR ( ${ }^{\text {n }} \mathrm{n}$ | $\mathrm{n}=1$ | 1.6 | 0.68 | 0.68 | 0.68 |
| RCRP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 1.6 | 0.68 | 0.68 | 0.68 |
| ROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.0 | 0.85 | 0.85 | 0.85 |
| ROLP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| RCL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 1.6 | 0.68 | 0.68 | 0.68 |
| RCLP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 1.6 | 0.68 | 0.68 | 0.68 |
| DROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 3.9 | 1.7 | 1.7 | 1.7 |
| DRORP ( ${ }^{\text {n }}$ | $\mathrm{n}=31$ | 4.0 | 1.7 | 1.7 | 1.7 |
| DRCR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 4.3 | 1.8 | 1.8 | 1.8 |
| DRCRP (ㄷ) n | $\mathrm{n}=31$ | 4.3 | 1.9 | 1.9 | 1.9 |
| DROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 3.9 | 1.7 | 1.7 | 1.7 |
| DROLP ( ) n | $\mathrm{n}=31$ | 4.0 | 1.7 | 1.7 | 1.7 |
| DRCL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 4.3 | 1.8 | 1.8 | 1.8 |
|  | $\mathrm{n}=31$ | 4.3 | 1.9 | 1.9 | 1.9 |
| SFR ( ${ }^{\text {n }} \mathrm{n}$ | $\mathrm{n}=1$ | 1.7 | 0.75 | 0.75 | 0.75 |
| SFRP ( ${ }^{\text {n }} \mathrm{n}$ | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| SFL (D) n | $\mathrm{n}=1$ | 1.7 | 0.75 | 0.75 | 0.75 |
| SFLP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| BSFLR ( $n$ | $\mathrm{n}=1$ | 20 | 8.6 | 8.6 | 8.6 |
|  | $\mathrm{n}=96$ | 24 | 10 | 10 | 10 |
| BSFL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 20 | 8.5 | 8.5 | 8.5 |
| BSFLP ( ${ }^{\text {n }}$ | $\mathrm{n}=96$ | 23 | 10 | 10 | 10 |
| DSFR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 1.3 | 0.58 | 0.58 | 0.58 |
|  | $\mathrm{n}=96$ | 25 | 11 | 11 | 11 |
| DSFL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 1.3 | 0.58 | 0.58 | 0.58 |
| DSFLP ( ${ }^{\text {n }}$ | $\mathrm{n}=96$ | 26 | 11 | 11 | 11 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| BSET (D) $n$ <br> BSETP ( ( ) n |  |  | 7.6 | 3.3 | 3.3 | 3.3 |
|  |  |  | 7.6 | 3.3 | 3.3 | 3.3 |
| BRST ( $) \mathrm{n}$ <br> BRSTP (D) $n$ |  |  | 7.6 | 3.3 | 3.3 | 3.3 |
|  |  |  | 7.6 | 3.3 | 3.3 | 3.3 |
| TEST (51) (32) (D) TESTP (51) (22) (D) |  |  | 8.2 | 3.5 | 3.5 | 3.5 |
| DTEST (S1) (52) (D) DTESTP (51) (52) (D) |  |  | 9.2 | 3.9 | 3.9 | 3.9 |
| BKRST (S) n <br> BKRSTP (S) n |  |  | 18 | 7.8 | 7.8 | 7.8 |
|  |  |  | 19 | 8.2 | 8.2 | 8.2 |
| $\begin{aligned} & \text { SER (31) (32) (D) } \mathrm{n} \\ & \text { SERP (51) (52) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ | All match | 22 | 9.6 | 9.6 | 9.6 |
|  |  | None match | 21 | 8.9 | 8.9 | 8.9 |
|  | $\mathrm{n}=96$ | All match | 115 | 49 | 49 | 49 |
|  |  | None match | 133 | 57 | 57 | 57 |
| DSER (51) (22) (D) n DSERP (51) (52) (D) n | $\mathrm{n}=1$ | All match | 23 | 9.9 | 9.9 | 9.9 |
|  |  | None match | 23 | 9.7 | 9.7 | 9.7 |
|  | $\mathrm{n}=96$ | All match | 142 | 61 | 61 | 61 |
|  |  | None match | 132 | 57 | 57 | 57 |
| SUM SUMP | 0 |  | 3.9 | 1.7 | 1.7 | 1.7 |
| DSUM DSUMP |  |  | 4.7 | 2.0 | 2.0 | 2.0 |
|  | (S) = FFFFFFFFFH |  | 12 | 5.0 | 5.0 | 5.0 |
| $\begin{aligned} & \text { DECO (S) (D) } \mathrm{n} \\ & \text { DECOP (S) © } \mathrm{n} \end{aligned}$ | $\mathrm{n}=2$ |  | 20 | 8.6 | 8.6 | 8.6 |
|  | $\mathrm{n}=8$ |  | 27 | 12 | 12 | 12 |
| ENCO (S) (D) $n$ <br> ENCOP (5) () n | $\mathrm{n}=2$ | M1 = ON | 21 | 9.1 | 9.1 | 9.1 |
|  |  | $\mathrm{M} 4=\mathrm{ON}$ | 21 | 9.1 | 9.1 | 9.1 |
|  | $\mathrm{n}=8$ | M1 = ON | 28 | 12 | 12 | 12 |
|  |  | M256 = ON | 26 | 11 | 11 | 11 |
| $\begin{aligned} & \hline \text { SEG } \\ & \text { SEGP } \end{aligned}$ | - |  | 1.3 | 0.54 | 0.54 | 0.54 |
| $\begin{aligned} & \text { DIS (S) (D) } n \\ & \text { DISP (S) © } n \end{aligned}$ | $\mathrm{n}=1$ |  | 18 | 7.7 | 7.7 | 7.7 |
|  | $\mathrm{n}=4$ |  | 19 | 8.3 | 8.3 | 8.3 |
| UNI (S) (D) n UNIP (S) () n | $\mathrm{n}=1$ |  | 21 | 8.9 | 8.9 | 8.9 |
|  | $\mathrm{n}=4$ |  | 23 | 9.7 | 9.7 | 9.7 |
| NDIS (51) (D) (52) NDISP (51) (D) (52) | - |  | 41 | 18 | 18 | 18 |
| NUNI (51) (ㅁ) (52) NUNIP (51) (D) (32) | - |  | 42 | 18 | 18 | 18 |
| WTOB (S) (D) $n$ WTOBP (S) (D) n | $\mathrm{n}=1$ |  | 47 | 20 | 20 | 20 |
|  | $\mathrm{n}=96$ |  | 99 | 43 | 43 | 43 |
| $\begin{aligned} & \text { BTOW (S) © } \mathrm{n} \\ & \text { BTOWP (S) © } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 45 | 19 | 19 | 19 |
|  | $\mathrm{n}=96$ |  | 89 | 38 | 38 | 38 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| $\operatorname{MAX}$ (S) (D) $n$ <br> MAXP (S) (D) $n$ | $\mathrm{n}=1$ | 17 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 136 | 59 | 59 | 59 |
| MIN (S) (D) $n$ <br> MINP (S) (D) $n$ | $\mathrm{n}=1$ | 17 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 159 | 69 | 69 | 69 |
| $\begin{aligned} & \text { DMAX (S) (D) } n \\ & \text { DMAXP © (S) } n \end{aligned}$ | $\mathrm{n}=1$ | 27 | 12 | 12 | 12 |
|  | $\mathrm{n}=96$ | 181 | 78 | 78 | 78 |
| DMIN (S) (D) $n$ <br> DMINP (S) (D) $n$ | $\mathrm{n}=1$ | 27 | 12 | 12 | 12 |
|  | $\mathrm{n}=96$ | 112 | 48 | 48 | 48 |
| SORT (51) n (52) (11) (12) | $\mathrm{n}=1$ | 16 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 14 | 6.2 | 6.2 | 6.2 |
| DSORT (51) n (52) (11) (12) | $\mathrm{n}=1$ | 17 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 16 | 6.8 | 6.8 | 6.8 |
| WSUM (S) (D) $n$ <br> WSUMP <br> (S) <br> (D) $n$ | $\mathrm{n}=1$ | 16.4 | 7.1 | 7.1 | 7.1 |
|  | $\mathrm{n}=96$ | 68.4 | 29.5 | 29.5 | 29.5 |
| DWSUM (S) (D) n DWSUMP (S) (D) n | $\mathrm{n}=1$ | 18.9 | 8.2 | 8.2 | 8.2 |
|  | $\mathrm{n}=96$ | 130.4 | 56.1 | 56.1 | 56.1 |
| FOR n | $\mathrm{n}=0$ | 2.3 | 1.0 | 1.0 | 1.0 |
| NEXT | - | 3.3 | 1.4 | 1.4 | 1.4 |
| BREAK | - | 11 | 4.6 | 4.6 | 4.6 |
| BREAKP | - | 1 | 4.6 | 4.6 | 4.6 |
| CALL Pn | Internal file pointer | 2.1 | 0.88 | 0.88 | 0.88 |
| CALLP Pn | Common pointer | 33 | 14 | 14 | 14 |
| CALL Pn (51) to (55) CALLP Pn (51) to (55) | - | 135 | 58 | 58 | 58 |
|  | Return to original program | 2.9 | 1.3 | 1.3 | 1.3 |
| RET | Return to other program | 20 | 8.5 | 8.5 | 8.5 |
| FCALL Pn | Internal file pointer | 3.6 | 1.6 | 1.6 | 1.6 |
| FCALLP Pn | Common pointer | 20 | 8.7 | 8.7 | 8.7 |
| FCALL Pn (51) to (55) FCALLP Pn (51) to (55 | - | 134 | 57 | 57 | 57 |
| ECALL * Pn ECALLP * Pn <br> *: Program name | - | 77 | 33 | 33 | 33 |
| ECALL * Pn (51) to (55 ECALLP * Pn (51) to (55) <br> *: Program name | - | 162 | 70 | 70 | 70 |
| EFCALL * Pn <br> EFCALLP * Pn <br> *: Program name | - | 78 | 34 | 34 | 34 |
| EFCALL * Pn (51) to (55) EFCALLP * Pn (51) to (55 <br> *: Program name | - | 200 | 86 | 86 | 86 |

*1: Indicates extension of scan time to completion of instruction.

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| COM | - | 55 | 16 | 16 | 16 |
| IX | - | 12 | 5.2 | 5.2 | 5.2 |
| IXEND | - | 4.7 | 2.0 | 2.0 | 2.0 |
| IXDEV + IXSET | Number of contacts 1 | 48 | 21 | 21 | 21 |
|  | Number of contacts 14 | 93 | 40 | 40 | 40 |
| FIFW FIFWP | Number of data points 0 | 11 | 4.5 | 4.5 | 4.5 |
|  | Number of data points 96 | 11 | 4.5 | 4.5 | 4.5 |
| FIFR <br> FIFRP | Number of data points 1 | 13 | 5.6 | 5.6 | 5.6 |
|  | Number of data points 96 | 32 | 14 | 14 | 14 |
| $\begin{aligned} & \text { FPOP } \\ & \text { FPOPP } \end{aligned}$ | Number of data points 1 | 16 | 7.0 | 7.0 | 7.0 |
|  | Number of data points 96 | 16 | 7.0 | 7.0 | 7.0 |
| FINS FINSP | Number of data points 0 | 20 | 8.4 | 8.4 | 8.4 |
|  | Number of data points 96 | 36 | 15 | 15 | 15 |
| FDEL FDELP | Number of data points 1 | 19 | 7.5 | 7.5 | 7.5 |
|  | Number of data points 96 | 39 | 15 | 15 | 15 |
| FROM n1 n2 (D) n3 <br> FROMP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 47 | 22 | 22 | 22 |
|  | $\mathrm{n} 3=1000$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 476 | 437 | 437 | 437 |
| DFRO n 1 n 2 (D) n 3 <br> DFROP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 51 | 24 | 24 | 24 |
|  | $n 3=500$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 478 | 437 | 437 | 437 |
| TO n1 n2 (D) n3 TOP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 48 | 20 | 20 | 20 |
|  | $n 3=1000$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 479 | 412 | 412 | 412 |
| DTO n1 n2 (D) n3 <br> DTOP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 50 | 23 | 23 | 23 |
|  | $n 3=500$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 457 | 416 | 416 | 416 |
| PR | 2m7010N ${ }^{\text {a }}$ Variable 1 character | 33 | 11 | 11 | - |
|  | SM Variable 32 character | 48 | 18 | 18 | - |
|  | SM701OFF | 21 | 7.8 | 7.8 | - |
| PRC | - | 181 | 16 | 16 | - |
| LED | When displayed | - | - | - | - |
|  | Display completed | - | - | - | - |

*1 : The upper row indicates the processing time when A38B/A1S38B and the extension base are used.
The center row indicates the processing time when $\mathrm{A} 38 \mathrm{HB} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{HB}$ is used.
The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0 .
The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules.
(The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| LEDC | When displayed | - | - | - | - |
|  | Display completed | - | - | - | - |
| LEDR | No display $\rightarrow$ no display | 0.40 | 0.17 | 0.17 | 0.17 |
|  | LED instruction execution $\rightarrow$ no display | 103 | 44 | 44 | 44 |
| CHKST | - | 5.8 | 2.5 | 2.5 | 2.5 |
| CHK | 1 contact no error | 24 | 10 | 10 | 10 |
|  | 150 contact no error | 1676 | 721 | 721 | 721 |
|  | 1 contact error | 88 | 38 | 38 | 38 |
| CHKCIR | 10 steps | 5.8 | 2.5 | 2.5 | 2.5 |
| SLT | All internal devices | - | - | - | - |
|  | File register 8k points | - | - | - | - |
|  | SLT execution completion | - | - | - | - |
| SLTR | - | - | - | - | - |
| STRA | Start | - | - | - | - |
|  | STRA execution completion | - | - | -- | - |
| STRAR | - | - | - | - | - |
| PTRA | - | - | - | - | - |
| PTRAR | - | - | - | - | - |
| PTRAEXE PTRAEXEP | When operating | - | - | - | - |
|  | Trace in progress | - | - | - | - |
| BINDA BINDAP | (S) $=1$ | 15 | 6.7 | 6.7 | 6.7 |
|  | (S) $=-32768$ | 24 | 10 | 10 | 10 |
| DBINDA DBINDAP | (S) $=1$ | 43 | 18 | 18 | 18 |
|  | (S) $=-2147483648$ | 86 | 37 | 37 | 37 |
| BINHA BINHAP | (5) $=1$ | 18 | 7.7 | 7.7 | 7.7 |
|  | (S) = FFFFFH | 19 | 8.2 | 8.2 | 8.2 |
| DBINHA DBINHAP | (S) $=1$ | 23 | 10 | 10 | 10 |
|  | (S) F FFFFFFFFFH | 24 | 10 | 10 | 10 |
| BCDDA <br> BCDDAP | (S) $=1$ | 23 | 9.8 | 9.8 | 9.8 |
|  | (5) $=9999$ | 21 | 8.9 | 8.9 | 8.9 |
| DBCDDA DBCDDAP | $\text { (S) }=1$ | 22 | 9.5 | 9.5 | 9.5 |
|  | (S) $=99999999$ | 29 | 13 | 13 | 13 |
| DABIN DABINP | (S) $=1$ | 57 | 25 | 25 | 25 |
|  | (S) $=-32768$ | 58 | 25 | 25 | 25 |
| DDABIN DDABINP | (S) $=1$ | 92 | 40 | 40 | 40 |
|  | (S) $=-2147483648$ | 106 | 46 | 46 | 46 |
| HABIN HABINP | (S) $=1$ | 13 | 5.8 | 5.8 | 5.8 |
|  | (S) = FFFFFH | 15 | 6.4 | 6.4 | 6.4 |
| DHABIN DHABINP | (S) $=1$ | 22 | 9.5 | 9.5 | 9.5 |
|  | (S) F FFFFFFFFFH | 25 | 11 | 11 | 11 |


| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| DABCD DABCDP | (S) $=1$ |  |  | 16 | 6.9 | 6.9 | 6.9 |
|  | (5) $=9999$ |  |  | 17 | 7.2 | 7.2 | 7.2 |
| DDABCD DDABCDP | (S) $=1$ |  |  | 25 | 11 | 11 | 11 |
|  | (S) $=99999999$ |  |  | 29 | 13 | 13 | 13 |
| COMRD COMRDP | - |  |  | 40 | 17 | 17 | 17 |
| $\begin{aligned} & \text { LEN } \\ & \text { LENP } \end{aligned}$ | 1 character |  |  | 18 | 8.0 | 8.0 | 8.0 |
|  | 96 characters |  |  | 86 | 37 | 37 | 37 |
| $\begin{aligned} & \hline \text { STR } \\ & \text { STRP } \end{aligned}$ | - |  |  | 53 | 23 | 23 | 23 |
| $\begin{aligned} & \hline \text { DSTR } \\ & \text { DSTRP } \end{aligned}$ | - |  |  | 123 | 53 | 53 | 53 |
| VAL VALP | - |  |  | 95 | 41 | 41 | 41 |
| DVAL DVALP | - |  |  | 166 | 72 | 72 | 72 |
| $\begin{aligned} & \text { ESTR } \\ & \text { ESTRP } \end{aligned}$ | - |  |  | 564 | 243 | 243 | 243 |
| EVAL EVALP | Decimal point format all 2-digit specification |  |  | 100 | 43 | 43 | 43 |
|  | Exponent format all 6-digit specification |  |  | 127 | 55 | 55 | 55 |
| ASC (S) ( $\mathrm{D}_{\mathrm{n}}$ | $\mathrm{n}=1$ |  |  | 64 | 28 | 28 | 28 |
| ASCP (S) (D) n | $\mathrm{n}=96$ |  |  | 289 | 125 | 125 | 125 |
| HEX (S) ( $\mathrm{n}_{\mathrm{n}}$ | $\mathrm{n}=1$ |  |  | 60 | 26 | 26 | 26 |
| HEXP (S) (D) n | $\mathrm{n}=96$ |  |  | 343 | 148 | 148 | 148 |
| RIGHT (S) (D) $n$ | $\mathrm{n}=1$ |  |  | 49 | 21 | 21 | 21 |
| RIGHTP (S) (D) n | $\mathrm{n}=96$ |  |  | 131 | 56 | 56 | 56 |
| LEFT (S) (D) n | $\mathrm{n}=1$ |  |  | 50 | 21 | 21 | 21 |
| LEFTP (S) ( $\mathrm{n}^{\text {n }}$ | $\mathrm{n}=96$ |  |  | 131 | 56 | 56 | 56 |
| MIDR MIDRP | - |  |  | 53 | 23 | 23 | 23 |
| MIDW MIDWP | - |  |  | 128 | 55 | 55 | 55 |
| INSTR INSTRP | No match |  |  | 58 | 25 | 25 | 25 |
|  | Match |  | Head | 55 | 24 | 24 | 24 |
|  |  |  | End | 58 | 25 | 25 | 25 |



| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| BSQR BSQRP | (S) $=0$ | 6.2 | 2.7 | 2.7 | 2.7 |
|  | (5) $=9999$ | 38 | 16 | 16 | 16 |
| BDSQR BDSQRP | (S) $=0$ | 6.2 | 2.7 | 2.7 | 2.7 |
|  | (5) $=99999999$ | 38 | 16 | 16 | 16 |
| BSIN BSINP | - | 12 | 5.1 | 5.1 | 5.1 |
| $\begin{aligned} & \hline \mathrm{BCOS} \\ & \mathrm{BCOSP} \end{aligned}$ | - | 12 | 5.2 | 5.2 | 5.2 |
| BTAN BTANP | - | 12 | 5.2 | 5.2 | 5.2 |
| BASIN BASINP | - | 20 | 8.7 | 8.7 | 8.7 |
| BACOS BACOSP | - | 21 | 9.0 | 9.0 | 9.0 |
| BATAN BATANP | - | 22 | 9.6 | 9.6 | 9.6 |
| LIMIT LIMITP | - | 10 | 4.3 | 4.3 | 4.3 |
| DLIMIT DLIMITP | - | 11 | 4.7 | 4.7 | 4.7 |
| BAND BANDP | - | 9.8 | 4.2 | 4.2 | 4.2 |
| DBAND DBANDP | - | 11 | 4.9 | 4.9 | 4.9 |
| $\begin{aligned} & \hline \text { ZONE } \\ & \text { ZONEP } \end{aligned}$ | - | 9.1 | 3.9 | 3.9 | 3.9 |
| DZONE DZONEP | - | 11 | 4.6 | 4.6 | 4.6 |
| $\begin{aligned} & \hline \text { RSET } \\ & \text { RSETP } \end{aligned}$ | - | 6.8 | 2.9 | 2.9 | 2.9 |
| QDRSET QDRSETP | - | 205 | 88 | 88 | 88 |
| QCDSET QCDSETP | - | 147 | 63 | 63 | 63 |
| DATERD DATERDP | - | 13 | 5.5 | 5.5 | 5.5 |
| DATEWR DATEWRP | - | 15 | 6.4 | 6.4 | 6.4 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| DATE + DATE+P | No digit increase | 13 | 5.4 | 5.4 | 5.4 |
|  | Digit increase | 13 | 5.4 | 5.4 | 5.4 |
| DATE DATE - P | No digit increase | 12 | 5.2 | 5.2 | 5.2 |
|  | Digit increase | 12 | 5.2 | 5.2 | 5.2 |
| SECOND SECONDP | - | 10 | 4.5 | 4.5 | 4.5 |
| HOUR HOURP | - | 12 | 5.2 | 5.2 | 5.2 |
| MSG | 1 character | 3.0 | 1.3 | 1.3 | 1.3 |
|  | 32 characters | 3.0 | 1.3 | 1.3 | 1.3 |
| PKEY | Initial time | 20 | 8.6 | 8.6 | 8.6 |
|  | No reception | 19 | 8.2 | 8.2 | 8.2 |
| PSTOP PSTOPP | - | 79 | 34 | 34 | 34 |
| $\begin{aligned} & \hline \text { POFF } \\ & \text { POFFP } \end{aligned}$ | - | 79 | 34 | 34 | 34 |
| $\begin{aligned} & \hline \text { PSCAN } \\ & \text { PSCNAP } \end{aligned}$ | - | 75 | 32 | 32 | 32 |
| PLOW PLOWP | - | 80 | 34 | 34 | - |
| WDT WDTP | - | 5.9 | 2.6 | 2.6 | 2.6 |
| DUTY | - | 9.3 | 4.0 | 4.0 | 4.0 |
| $\begin{aligned} & \hline \text { ZRRDB } \\ & \text { ZRRDBP } \end{aligned}$ | - | 7.9 | 3.4 | 3.4 | 3.4 |
| ZRWRB ZRWRBP | - | 9.4 | 4.0 | 4.0 | 4.0 |
| ADRSET ADRSETP | - | 4.9 | 2.1 | 2.1 | 2.1 |
| KEY | - | 17 | 7.3 | 7.3 | - |
| $\begin{aligned} & \hline \text { ZPUSH } \\ & \text { ZPUSHP } \end{aligned}$ | - | 11 | 4.7 | 4.7 | 4.7 |
| $\begin{aligned} & \text { ZPOP } \\ & \text { ZPOPP } \end{aligned}$ | - | 5.1 | 2.2 | 2.2 | 2.2 |
| EROMWR EROMWRP | - | - | - | - | - |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s})$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| ZCOM |  | 691 | 289 | 289 | 289 |
| READ | - | - | - | - | - |
| SREAD | - | - | - | - | - |
| WRITE | - | - | - | - | - |
| SWRITE | - | - | - | - | - |
| SEND | - | - | - | - | - |
| RECV | - | - | - | - | - |
| REQ | - | - | - | - | - |
| ZNFR | - | - | - | - | - |
| ZNTO | - | - | - | - | - |
| ZNRD | MELSECNET/10 | - | - | - | - |
|  | MELSECNET (II) | - | - | - | - |
| RFRP | MELSECNET/10 | - | - | - | - |
| RTOP | MELSECNET (II) | - | - | - | - |

(4) Processing time for QCPU instructions (QCPU instructions only)
(a) Instructions available from function version $A$

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| UNIRD | - |  | 79 | 34 | 34 | 34 |
| TRACE | Start |  | 176 | 76 | 76 | 76 |
|  | STRA execution completion |  | 6.3 | 2.7 | 2.7 | 2.7 |
| TRACER | - |  | 19 | 8.2 | 8.2 | 8.2 |
| SP.FWRITE | - |  | 84 | 36 | 36 | 36 |
| SP.FREAD | - |  | 82 | 35 | 35 | 35 |
| PLOADP | - |  | 58 | 25 | 25 | - |
| PUNLOADP | - |  | 272 | 117 | 117 | - |
| PSWAPP | - |  | 308 | 133 | 133 | - |
| RBMOV | When standard RAM is used | 1 point | 45.5 | 20 | 20 | 20 |
|  |  | 1000 points | 215 | 91 | 91 | 91 |
|  | When SRAM card is used | 1 point | 49.5 | 22 | 22 | 22 |
|  |  | 1000 points | 540 | 305 | 305 | 305 |

(b) Instructions available from function version B

| Instruction | Condition/Number of Points Processed |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| COM *1 | With auto refresh of CPU shared memory | Refresh range: 2k words <br> (0.5k words <br> assigned equally to all CPUs) |  | 720 | 660 | 660 | - |
|  |  | Refresh range: 4k words (1k words assigned equally to all CPUs) |  | 860 | 730 | 730 | - |
|  | Without auto refresh of CPU shared memory |  | - | 43 | 20 | 20 | 20 |
| FROM *1 | Reading from CPU shared memory of another CPU |  | n3 = 1 | 59 | 29 | 29 | - |
|  |  | $\mathrm{n} 3=1000$ |  | 530 | 500 | 500 | - |
|  | Reading buffer memory of intelligent function module*2 | n3 = 1 | Main base unit | 51 | 24 | 24 | - |
|  |  |  | Extension base unit | 54 | 27 | 27 | - |
|  |  | $n 3=1000$ | Main base unit | 540 | 480 | 480 | - |
|  |  |  | Extension base unit | 1100 | 1050 | 1050 | - |
| S.TO | Writing to CPU shared memory of host CPU | n3 = 1 ("TO" instruction) <br> n4 = 1 ("S.TO instruction") |  | 74 | 33 | 33 | - |
|  |  |  | n2 = 256 | 126 | 54 | 54 | - |
| S (P).DATERD *3 | Reading data of the expansion clock |  | - | 25 | 11 | 11 | 11 |
| S (P).DATE + *3 | Expansion clock data addition operation |  | - | 38 | 17 | 17 | 17 |
| S (P).DATE- *3 | Expansion clock data subtraction operation |  | - | 38 | 17 | 17 | 17 |

*1 : If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.

For system having only the main base unit
(Instruction processing time increase) $=0.54 \times$ (number of points processed) $\times$ (number of other CPUs) ( $\mu \mathrm{s}$ )
For system including extension base units
(Instruction processing time increase) $=1.30 \times$ (number of points
processed) $\times$ (number of other CPUs) $(\mu \mathrm{s})$
processed) $\times$ (number of other CPUs) $(\mu \mathrm{s})$
*2 : In a multiple CPU system, the instruction processing time for the intelligent function module under control of the host CPU is equal to that for the intelligent function module under control of another CPU.
*3 : Products with the first 5 digits of the serial No. "07032" or higher are applicable.
(5) Redundant system instructions (for redundant CPU)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| SP.CONTSW | - | - | - | - | 9.6 |

(6) Table of the time to be added when file register, module access device or link direct device is used

| Instruction | data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| File register (ZR) | Bit | Source | 5.56 | 2.40 | 2.40 | 2.40 |
|  |  | Destination | 4.44 | 1.91 | 1.91 | 1.91 |
|  | Word | Source | 2.60 | 1.12 | 1.12 | 1.12 |
|  |  | Destination | 3.76 | 1.62 | 1.62 | 1.62 |
|  | Double word | Source | 2.83 | 1.22 | 1.22 | 1.22 |
|  |  | Destination | 4.00 | 1.72 | 1.72 | 1.72 |
|  | Bit | Source | 5.22 | 2.25 | 2.25 | 2.25 |
|  |  | Destination | 4.09 | 1.76 | 1.76 | 1.76 |
|  | Word | Source | 2.25 | 0.97 | 0.97 | 0.97 |
|  |  | Destination | 3.42 | 1.47 | 1.47 | 1.47 |
|  | Double word | Source | 2.49 | 1.07 | 1.07 | 1.07 |
|  |  | Destination | 3.65 | 1.57 | 1.57 | 1.57 |
| Module access device <br> (UnlG $\square$, U3EnlG0 to G4095) | Bit | Source | 35.56 | 15.31 | 15.31 | 15.31 |
|  |  | Destination | 65.08 | 28.01 | 28.01 | 28.01 |
|  | Word | Source | 32.76 | 14.10 | 14.10 | 14.10 |
|  |  | Destination | 28.84 | 12.41 | 12.41 | 12.41 |
|  | Double word | Source | 32.99 | 14.20 | 14.20 | 14.20 |
|  |  | Destination | 29.07 | 12.51 | 12.51 | 12.51 |
| Link direct device (Jn\} \square  )  | Bit | Source | 75.67 | 32.57 | 32.57 | 32.57 |
|  |  | Destination | 138.65 | 59.67 | 59.67 | 59.67 |
|  | Word | Source | 72.73 | 31.30 | 31.30 | 31.30 |
|  |  | Destination | 137.32 | 59.10 | 59.10 | 59.10 |
|  | Double word | Source | 72.96 | 31.40 | 31.40 | 31.40 |
|  |  | Destination | 137.55 | 59.20 | 59.20 | 59.20 |

## Appendix 1.4 Operation Processing Time of Universal Model QCPU

The processing time for the individual instructions are shown in the table on the following pages. Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

## Appendix 1.4.1 Subset instruction processing time

The following describes the subset instruction processing time.

## POINT

1. The subset instruction processing time table shown in (1) applies when the device used in an instruction satisfies either of the conditions (a) and (b).
2. Since the processing time of each instruction is not constant due to the cache function in the Universal model QCPU, the minimum value and the maximum value are described.
(1) Subset instruction processing time table
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU.

| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Sequence | LD <br> LDI <br> AND <br> ANI <br> OR <br> ORI <br> LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | When executed |  | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
| instruction | $\begin{aligned} & \text { LDPI } \\ & \text { LDFI } \end{aligned}$ | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  | ANDPI ANDFI ORPI ORFI | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  | OUT | When not changed |  | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | $\begin{aligned} & \text { SET } \\ & \text { RST } \end{aligned}$ | When not executed |  | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  |  | When executed | When not changed |  |  |  |  |  |  |  |  |
|  |  |  | When changed |  |  |  |  |  |  |  |  |





| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction |  | Single precision | (S) $=0$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  |  |  | (S) $=7 \mathrm{FFF}$ H | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  | DFLT | Single precision | (S) $=0$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  |  |  | (S) $=7$ FFFFFFFF $_{\text {H }}$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  | INT | Single precision | (S) $=0$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  |  |  | (S) $=32766.5$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  | DINT | Single precision | (S) $=0$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  |  |  | (S) $=1234567890.3$ | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |  |
|  | MOV |  | - | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  | DMOV |  | - | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  | EMOV |  | - | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  | CML |  | - | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  | DCML | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  | BMOV | $\begin{gathered} \text { SM237= } \\ \text { ON } \end{gathered}$ | $\mathrm{n}=1$ | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 | 4.100 | 4.500 |
|  |  |  | $\mathrm{n}=96$ | 4.850 | 5.150 | 4.850 | 5.150 | 4.850 | 5.150 | 4.700 | 5.100 |
|  |  | $\begin{gathered} \text { SM237 }= \\ \text { OFF } \end{gathered}$ | $\mathrm{n}=1$ | 6.800 | 11.300 | 6.800 | 11.300 | 6.800 | 11.300 | 6.300 | 8.900 |
|  |  |  | $\mathrm{n}=96$ | 7.450 | 11.900 | 7.450 | 11.900 | 7.450 | 11.900 | 5.900 | 9.500 |
|  |  | SM=237 | $\mathrm{n}=1$ | 4.100 | 4.600 | 4.100 | 4.600 | 4.100 | 4.600 | 4.100 | 4.600 |
|  | FMOV | = ON | $\mathrm{n}=96$ | 4.800 5.200 |  | 4.800 | 5.200 | 4.800 | 5.200 | 4.800 | 5.200 |
|  | FMOV | SM237= | $\mathrm{n}=1$ | 4.600 8.250 <br> 6.50  |  | 4.600 | 8.250 | 4.600 | 8.250 | 4.600 | 7.900 |
|  |  | OFF | $\mathrm{n}=96$ | 6.150 | 10.600 | 6.150 | 10.600 | 6.150 | 10.600 | 5.300 | 8.500 |
|  | XCH |  | - | 2.250 | 8.100 | 2.250 | 8.100 | 2.250 | 8.100 | 2.500 | 6.000 |
|  | DXCH |  | - | 2.400 | 8.200 | 2.400 | 8.200 | 2.400 | 8.200 | 2.800 | 7.900 |
|  | DFMOV | $\begin{gathered} \text { SM237= } \\ \text { ON } \end{gathered}$ | $\mathrm{n}=1$ | 2.700 | 2.800 | 2.700 | 2.800 | 2.700 | 2.800 | 2.350 | 2.450 |
|  |  |  | $\mathrm{n}=96$ | 6.500 | 6.800 | 6.500 | 6.800 | 6.500 | 6.800 | 5.950 | 6.000 |
|  |  | $\begin{gathered} \text { SM237= } \\ \text { OFF } \end{gathered}$ | $\mathrm{n}=1$ | 4.000 | 8.150 | 4.000 | 8.150 | 4.000 | 8.150 | 3.000 | 6.950 |
|  |  |  | $\mathrm{n}=96$ | 8.000 | 12.200 | 8.000 | 12.200 | 8.000 | 12.200 | 6.600 | 10.600 |
|  | CJ |  | - | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
|  | SCJ |  | - | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
|  | JMP |  | - | 3.500 10.100 |  | 3.500 10.100 |  | 3.500 | 10.100 | 1.900 10.100 |  |
|  | WAND (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  | WAND (S1) (S2) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  | DAND (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  | DAND (51) S2 (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  | WOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  | WOR (51) (52) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  | DOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
| Application | DOR (S1) (S2) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
| instruction | WXOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  | WXOR (31) (32) (D) | When executed |  |  |  |  | 20 |  |  |  | 60 |
|  | DXOR (S) (D) |  | hen executed |  |  |  | 40 |  |  |  | 20 |
|  | DXOR (51) (52) (D) |  | hen executed |  |  |  | 20 |  |  |  | 60 |
|  | WXNR (S) (D) |  | hen executed |  |  |  | 40 |  |  |  | 20 |
|  | WXNR (S1) (S2) (D) |  | hen executed |  | 80 |  | 20 |  |  |  | 60 |
|  | DXNR (S) (D) |  | hen executed |  |  |  | 40 |  |  |  | 20 |
|  | DXNR (51) (52) (D) |  | hen executed |  |  |  | 20 |  |  |  | 60 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ROR (D) $n$ | $\mathrm{n}=1$ | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.300 | 7.800 |
|  |  | $\mathrm{n}=15$ | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.400 | 7.800 |
|  | RCR ( $)^{\text {n }}$ | $\mathrm{n}=1$ | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.300 | 3.900 |
|  |  | $\mathrm{n}=15$ | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.400 | 4.100 |
|  | ROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 4.600 |
|  |  | $\mathrm{n}=15$ | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.400 | 4.600 |
|  | RCL (D) n | $\mathrm{n}=1$ | 2.250 | 11.500 | 2.300 | 11.500 | 2.300 | 11.500 | 2.400 | 7.500 |
|  |  | $\mathrm{n}=15$ | 2.250 | 11.500 | 2.300 | 11.500 | 2.300 | 11.500 | 2.500 | 7.500 |
|  | DROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.350 | 11.500 | 2.350 | 11.500 | 2.350 | 11.500 | 2.400 | 10.300 |
|  |  | $\mathrm{n}=31$ | 2.350 | 11.500 | 2.350 | 11.500 | 2.350 | 11.500 | 2.500 | 10.300 |
|  | DRCR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 12.700 |
|  |  | $\mathrm{n}=31$ | 2.350 | 14.900 | 2.350 | 14.900 | 2.350 | 14.900 | 2.500 | 12.700 |
|  | DROL ( n | $\mathrm{n}=1$ | 2.350 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 11.800 |
|  |  | $\mathrm{n}=31$ | 2.350 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 11.800 |
|  | $\text { DRCL (D) } \mathrm{n}$ | $\mathrm{n}=1$ | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 5.100 |
|  |  | $\mathrm{n}=31$ | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 5.100 |
|  | SFR (D) $n$ | $\mathrm{n}=1$ | 2.350 | 9.900 | 2.350 | 9.900 | 2.350 | 9.900 | 2.400 | 6.100 |
|  |  | $\mathrm{n}=15$ | 2.350 | 9.900 | 2.350 | 9.900 | 2.350 | 9.900 | 2.300 | 5.700 |
|  | SFL ( ${ }^{\text {n }} \mathrm{n}$ | $\mathrm{n}=1$ | 2.350 | 9.850 | 2.350 | 9.850 | 2.350 | 9.850 | 2.400 | 4.300 |
|  |  | $\mathrm{n}=15$ | 2.350 | 9.850 | 2.350 | 9.850 | 2.350 | 9.850 | 2.400 | 4.300 |
|  | DSFR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 3.250 | 15.500 | 3.250 | 15.500 | 3.250 | 15.500 | 3.300 | 12.000 |
|  |  | $\mathrm{n}=96$ | 32.600 | 45.000 | 32.600 | 45.000 | 32.600 | 45.000 | 32.600 | 42.200 |
|  | DSFL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 3.200 | 15.500 | 3.200 | 15.500 | 3.200 | 15.500 | 3.300 | 8.200 |
|  |  | $\mathrm{n}=96$ | 32.600 | 45.100 | 32.600 | 45.100 | 32.600 | 45.100 | 32.600 | 37.700 |
|  | SUM | (S) $=0$ | 3.100 | 8.950 | 3.100 | 8.950 | 3.100 | 8.950 | 3.400 | 6.700 |
|  |  | (S) = FFFFFH | 3.000 | 8.850 | 3.000 | 8.850 | 3.000 | 8.850 | 3.500 | 6.700 |
|  | SEG | When executed | 2.100 | 7.700 | 2.100 | 7.700 | 2.100 | 7.700 | 2.100 | 5.900 |
|  | FOR | - | 1.500 | 7.500 | 1.500 | 7.500 | 1.500 | 7.500 | 1.200 | 6.300 |
|  | CALL Pn | Internal file pointer | 4.800 | 5.400 | 4.800 | 5.400 | 4.800 | 5.400 | 2.700 | 4.800 |
|  |  | Common pointer | 7.100 | 30.500 | 7.100 | 30.500 | 7.100 | 30.500 | 4.400 | 5.700 |
|  | CALL Pn S1 to S5 | - | 50.200 | 62.000 | 50.200 | 62.000 | 50.200 | 62.000 | 28.700 | 42.600 |

## Remark

For the instructions for which a leading edge instruction ( $\square P$ ) is not described, the processing time is the same as an ON execution instruction.

Example MOVP instruction, WANDP instruction etc.
(b) When using Q03UD(E)HCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU,Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU

| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Sequence instruction | LD <br> LDI <br> AND <br> ANI <br> OR <br> ORI <br> LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | When executed | 0.020 |  | 0.0095 |  | 0.0095 |  |  |
|  | $\begin{aligned} & \text { LDPI } \\ & \text { LDFI } \end{aligned}$ | When executed | 0.060 |  | 0.0285 |  | 0.0285 |  |  |
|  | ANDPI <br> ANDFI <br> ORPI <br> ORFI | When executed | 0.080 |  | 0.038 |  | 0.038 |  |  |
|  | OUT | When not changed | 0.020 |  | 0.0095 |  | 0.0095 |  |  |
|  | $\begin{aligned} & \text { SET } \\ & \text { RST } \end{aligned}$ | When not executed |  |  |  |  |  | 0.0095 |  |






| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU | Q04/Q06UD(E)HCPU | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |
|  |  |  | Min. ${ }^{\text {a }}$ Max. | Min. ${ }^{\text {a }}$ Max. | Min. ${ }^{\text {a }}$ Max. |
| Application instruction | WAND (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | WAND (51) (52) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | DAND (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | DAND (51) (52) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | WOR (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | WOR (S1) (32) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | DOR (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | DOR (S1) (52) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | WXOR (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | WXOR (11) (32) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | DXOR (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | DXOR (51) (52) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | WXNR (S) (D) | When executed | 0.060 | 0.0285 | 0.0285 |
|  | WXNR (S1) (S2) (D) | When executed | 0.080 | 0.038 | 0.038 |
|  | DXNR (S) ( ${ }^{\text {d }}$ | When executed | 0.060 | 0.0285 | 0.0285 |
|  | DXNR (51) (52) (D) | When executed | 0.080 | 0.038 | 0.038 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.300 | 3.100 | 1.700 | 2.500 | 1.700 | 2.500 |
|  |  | $\mathrm{n}=15$ | 2.400 | 3.100 | 1.800 | 2.500 | 1.800 | 2.500 |
|  | RCR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.300 | 3.900 | 1.700 | 3.200 | 1.700 | 3.200 |
|  |  | $\mathrm{n}=15$ | 2.400 | 4.100 | 1.700 | 3.200 | 1.700 | 3.200 |
|  | ROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.400 | 3.300 | 1.800 | 3.200 | 1.800 | 3.200 |
|  |  | $\mathrm{n}=15$ | 2.400 | 3.300 | 1.800 | 3.200 | 1.800 | 3.200 |
|  | RCL ( ${ }^{\text {n }} \mathrm{n}$ | $\mathrm{n}=1$ | 2.400 | 2.700 | 1.800 | 2.100 | 1.800 | 2.100 |
|  |  | $\mathrm{n}=15$ | 2.400 | 2.800 | 1.800 | 2.200 | 1.800 | 2.200 |
|  | DROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.400 | 3.400 | 1.900 | 2.700 | 1.900 | 2.700 |
|  |  | $\mathrm{n}=31$ | 2.500 | 3.400 | 1.900 | 2.700 | 1.900 | 2.700 |
|  | DRCR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.500 | 4.800 | 1.900 | 4.200 | 1.900 | 4.200 |
|  |  | $\mathrm{n}=31$ | 2.500 | 4.900 | 1.900 | 4.200 | 1.900 | 4.200 |
|  | DROL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.500 | 3.900 | 1.800 | 3.200 | 1.800 | 3.200 |
|  |  | $\mathrm{n}=31$ | 2.500 | 3.900 | 1.800 | 3.300 | 1.800 | 3.300 |
|  | DRCL (D) n | $\mathrm{n}=1$ | 2.500 | 4.800 | 1.900 | 3.800 | 1.900 | 3.800 |
|  |  | $\mathrm{n}=31$ | 2.500 | 4.600 | 1.900 | 3.800 | 1.900 | 3.800 |
|  | SFR (D) $n$ | $\mathrm{n}=1$ | 2.400 | 3.900 | 1.700 | 2.600 | 1.700 | 2.600 |
|  |  | $\mathrm{n}=15$ | 2.300 | 3.900 | 1.800 | 2.600 | 1.800 | 2.600 |
|  | SFL (D) n | $\mathrm{n}=1$ | 2.400 | 4.300 | 1.800 | 2.700 | 1.800 | 2.700 |
|  |  | $\mathrm{n}=15$ | 2.400 | 4.300 | 1.800 | 2.700 | 1.800 | 2.700 |
|  | DSFR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.700 | 4.800 | 2.200 | 4.300 | 2.200 | 4.300 |
|  |  | $\mathrm{n}=96$ | 32.600 | 35.900 | 23.900 | 26.100 | 23.900 | 26.100 |
|  | DSFL (D) n | $\mathrm{n}=1$ | 2.700 | 4.600 | 2.100 | 4.000 | 2.100 | 4.000 |
|  |  | $\mathrm{n}=96$ | 32.600 | 35.300 | 23.700 | 25.800 | 23.700 | 25.800 |
|  | SUM | (S) $=0$ | 3.400 | 4.300 | 2.900 | 3.600 | 2.900 | 3.600 |
|  |  | (S) = FFFFH | 3.500 | 4.200 | 2.900 | 3.600 | 2.900 | 3.600 |
|  | SEG | When executed | 2.100 | 2.800 | 1.500 | 2.100 | 1.500 | 2.100 |
|  | FOR | - | 1.200 | 2.400 | 0.870 | 2.100 | 0.870 | 2.100 |
|  | CALL Pn | Internal file pointer | 2.600 | 4.000 | 2.300 | 3.600 | 2.300 | 3.600 |
|  |  | Common pointer | 4.000 | 5.300 | 3.200 | 4.900 | 3.200 | 4.900 |
|  | CALL Pn S5 to (55) | - | 28.700 | 33.400 | 26.100 | 29.300 | 26.100 | 29.300 |

Remark
For the instructions for which a leading edge instruction ( $\square \mathrm{P}$ ) is not described, the processing time is the same as an ON execution instruction.
Example MOVP instruction, WANDP instruction etc.
(2) Table of the time to be added when file register, module access device is used
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Device name |  | data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU | Q01UCPU | Q02UCPU |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Destination |  | 0.220 | 0.220 | 0.220 | 0.220 |
|  |  | Word | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Double word | Source | 0.200 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.200 | 0.200 | 0.200 | 0.200 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.420 |
|  |  | Word | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.440 |
|  |  |  | Destination | - | - | - | 0.380 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.320 |
|  |  | Word | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Double word | Source | - | - | - | 0.320 |
|  |  |  | Destination | - | - | - | 0.300 |
| File register (ZR)/ <br> Extended data register <br> (D)/Extended <br> link register (W)) | When standard RAM is used | Bit | Source | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  |  | Destination | 0.280 | 0.320 | 0.300 | 0.280 |
|  |  | Word | Source | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  |  | Destination | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  | Double word | Source | 0.320 | 0.280 | 0.260 | 0.240 |
|  |  |  | Destination | 0.320 | 0.280 | 0.260 | 0.240 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.260 |
|  |  |  | Destination | - | - | - | 0.480 |
|  |  | Word | Source | - | - | - | 0.260 |
|  |  |  | Destination | - | - | - | 0.220 |
|  |  | Double word | Source | - | - | - | 0.480 |
|  |  |  | Destination | - | - | - | 0.420 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.200 |
|  |  |  | Destination | - | - | - | 0.380 |
|  |  | Word | Source | - | - | - | 0.200 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.360 |
|  |  |  | Destination | - | - | - | 0.340 |
| Module access device <br> (Multiple CPU high speed transmission area) <br> (U3EnlG10000) |  | Bit | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |
|  |  | Word | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |
|  |  | Double word | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU,Q20UD(E)HCPU and Q26UD(E)HCPU

| Device name |  | data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |
| File register(R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 | 0.048 |
|  |  | Destination |  | 0.100 | 0.038 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 | 0.086 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.220 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 |
|  |  | Word | Source | 0.220 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 |
|  |  | Double word | Source | 0.440 | 0.399 | 0.399 |
|  |  |  | Destination | 0.380 | 0.361 | 0.361 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.160 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 |
|  |  | Word | Source | 0.160 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 |
|  |  | Double word | Source | 0.320 | 0.304 | 0.304 |
|  |  |  | Destination | 0.300 | 0.295 | 0.295 |
| File register (ZR)/ <br> Extended data register (D)/Extended link register (W)) | When standard RAM is used | Bit | Source | 0.120 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 |
|  |  | Word | Source | 0.120 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 |
|  |  | Double word | Source | 0.220 | 0.105 | 0.105 |
|  |  |  | Destination | 0.220 | 0.095 | 0.095 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.240 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 |
|  |  | Word | Source | 0.240 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 |
|  |  | Double word | Source | 0.460 | 0.409 | 0.409 |
|  |  |  | Destination | 0.400 | 0.371 | 0.371 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.180 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 |
|  |  | Word | Source | 0.180 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 |
|  |  | Double word | Source | 0.340 | 0.314 | 0.314 |
|  |  |  | Destination | 0.320 | 0.304 | 0.304 |
| Module access device (Multiple CPU high speed transmission area) (U3EnlG10000) |  | Bit | Source | 0.220 | 0.181 | 0.181 |
|  |  | Destination | 0.140 | 0.105 | 0.105 |
|  |  | Word | Source | 0.220 | 0.181 | 0.181 |
|  |  | Destination | 0.140 | 0.105 | 0.105 |
|  |  | Double word | Source | 0.500 | 0.437 | 0.437 |
|  |  | Destination | 0.340 | 0.285 | 0.285 |

(3) Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU amd Q02UCPU.

| Instruction name | Device name | Condition |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU | Q00UCPU | Q01UCPU | Q02UCPU |
| OUT | F | When not executed |  | 2.900 | 2.900 | 2.900 | 2.100 |
|  |  | When executed | When displayed | 116.000 | 116.000 | 116.000 | 68.800 |
|  |  |  | Display completed | 116.000 | 116.000 | 116.000 | 61.600 |
|  | T(ST), C | When not executed |  | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  | When executed | After time up | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  |  | When added | 0.360 | 0.240 | 0.180 | 0.120 |
| SET | F | When not executed |  | 0.120 | 0.080 | 0.006 | 0.004 |
|  |  | When executed | When displayed | 116.000 | 116.000 | 116.000 | 68.600 |
|  |  |  | Display completed | 116.000 | 116.000 | 116.000 | 65.700 |
| RST | F | When not executed |  | 0.120 | 0.080 | 0.006 | 0.004 |
|  |  | When executed | When displayed | 55.800 | 55.800 | 55.800 | 26.500 |
|  |  |  | Display completed | 29.200 | 29.200 | 29.200 | 21.600 |
|  | T(ST), C | When not executed |  | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  | When executed |  | 0.360 | 0.240 | 0.180 | 0.120 |

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(EHCPU, Q13UD(E)HCPU, Q20UD(E)HCPU and Q26UD(E)HCPU

| Instruction name | Device name | Condition |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU | Q04/Q06UD(E)HCPU | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |
| OUT | F | When not executed |  | 1.940 | 1.570 | 1.570 |
|  |  | When executed | When displayed | 39.930 | 38.090 | 38.090 |
|  |  |  | Display completed | 39.750 | 37.980 | 37.980 |
|  | T(ST), C | When not executed |  | 0.060 | 0.030 | 0.030 |
|  |  | When executed | After time up | 0.060 | 0.030 | 0.030 |
| SET | F | When not executed |  | 0.000 | 0.000 | 0.000 |
|  |  | When executed | When displayed | 42.900 | 40.600 | 40.600 |
|  |  |  | Display completed | 39.270 | 37.900 | 37.900 |
| RST | F | When not executed |  | 0.000 | 0.000 | 0.000 |
|  |  | When executed | When displayed | 45.260 | 36.600 | 36.600 |
|  |  |  | Display completed | 19.020 | 16.190 | 16.190 |
|  | T(ST), C | When not executed |  | 0.060 | 0.030 | 0.030 |
|  |  | When executed |  | 0.060 | 0.030 | 0.030 |

## Appendix 1.4.2 Processing time of instructions other than subset instruction

The following table shows the processing time of instructions other than subset instructions.
(1) Table of the processing time of instructions other than subset instructions
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Sequence instruction | ANB <br> ORB <br> MPS <br> MRD <br> MPP | - | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | INV | When not executed When executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | MEP <br> MEF | When not executed When executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | $\begin{aligned} & \text { EGP } \\ & \text { EGF } \end{aligned}$ | When not executed When executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | PLS | - | 1.800 | 1.900 | 1.800 | 1.900 | 1.800 | 1.900 | 1.300 | 1.600 |
|  | PLF | - | 1.800 | 1.900 | 1.800 | 1.900 | 1.800 | 1.900 | 1.600 | 1.700 |
|  | FF | When not executed | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  |  | When executed | 1.700 | 1.800 | 1.700 | 1.800 | 1.700 | 1.800 | 1.200 | 1.500 |
|  | DELTA | When not executed | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  |  | When executed | 4.000 | 14.700 | 4.000 | 14.700 | 4.000 | 14.700 | 2.800 | 3.600 |
|  | SFT | When not executed | 0.240 |  | 0.160 |  | 0.120 |  | 0.800 |  |
|  |  | When executed | 1.800 | 12.600 | 1.800 | 12.600 | 1.800 | 12.600 | 1.600 | 6.600 |
|  | MC | - | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |  |
|  | MCR | - | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | $\begin{aligned} & \text { FEND } \\ & \text { END } \end{aligned}$ | Error check performed | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 175.000 | 252.000 |
|  |  | No error check performed | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 175.000 | 221.000 |



| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | LDE>= | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 12.200 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.800 |
|  | ANDE>= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.100 | 6.700 |
|  |  |  |  | In non-conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 7.000 |
|  | ORE>= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 14.000 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.500 | 14.300 |
|  | LDED= | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 21.000 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 21.900 |
|  | ANDED= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 3.800 | 17.800 |
|  |  |  |  | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 18.100 |
|  | ORED= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.100 | 23.800 |
|  |  |  |  | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.900 | 25.500 |
|  | LDED<> | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 23.500 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 22.600 |
|  | ANDED<> | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 18.800 |
|  |  |  |  | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 18.700 |
|  | ORED<> | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.200 |
|  |  |  |  | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.100 | 23.400 |
|  | LDED> | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 25.100 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 23.400 |
|  | ANDED> | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.500 |
|  |  |  |  | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
|  | ORED> | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 24.200 |
|  |  |  |  | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.900 | 25.800 |
|  | LDED<= | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 22.500 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 13.500 |
|  | ANDED<= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.600 |
|  |  |  | executed | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
|  | ORED<= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 26.300 |
|  |  |  |  | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.200 |


| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | LDED< | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 25.000 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 24.100 |
|  | ANDED< | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.400 |
|  |  |  |  | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
|  | ORED< | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  |  |  | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  | LDED>= | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 13.100 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.300 | 13.100 |
|  | ANDED>= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 3.900 | 19.500 |
|  |  |  |  | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.800 |
|  | ORED>= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  |  |  | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.200 | 18.500 |
|  | LD\$= | In conductive status |  |  | 8.300 | 38.500 | 8.300 | 38.500 | 8.300 | 38.500 | 5.500 | 14.900 |
|  |  | In non-conductive status |  |  | 8.300 | 38.500 | 8.300 | 38.500 | 8.300 | 38.500 | 5.500 | 15.600 |
|  | AND\$= | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 5.200 | 13.800 |
|  |  |  |  | In non-conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 5.300 | 14.500 |
|  | OR\$ $=$ | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 7.500 | 36.600 | 7.500 | 36.600 | 7.500 | 36.600 | 5.500 | 14.900 |
|  |  |  |  | In non-conductive status | 7.500 | 36.600 | 7.500 | 36.600 | 7.500 | 36.600 | 5.300 | 14.600 |
|  | LD\$<> | In conductive status |  |  | 8.300 | 39.300 | 8.300 | 39.300 | 8.300 | 39.300 | 5.600 | 15.200 |
|  |  | In non-conductive status |  |  | 8.300 | 39.300 | 8.300 | 39.300 | 8.300 | 39.300 | 5.600 | 15.400 |
|  | AND\$<> | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 8.000 | 38.200 | 8.000 | 38.200 | 8.000 | 38.200 | 4.300 | 21.500 |
|  |  |  |  | In non-conductive status | 8.000 | 38.200 | 8.000 | 38.200 | 8.000 | 38.200 | 4.500 | 23.400 |
|  | OR\$<> | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 8.300 | 37.300 | 8.300 | 37.300 | 8.300 | 37.300 | 5.400 | 17.700 |
|  |  |  |  | In non-conductive status | 8.300 | 37.300 | 8.300 | 37.300 | 8.300 | 37.300 | 5.300 | 19.400 |
|  | LD\$> | In conductive status |  |  | 8.300 | 41.600 | 8.300 | 41.600 | 8.300 | 41.600 | 6.400 | 19.200 |
|  |  | In non-conductive status |  |  | 8.300 | 41.600 | 8.300 | 41.600 | 8.300 | 41.600 | 5.600 | 20.100 |
|  | AND\$> | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 8.000 | 38.100 | 8.000 | 38.100 | 8.000 | 38.100 | 4.500 | 15.400 |
|  |  |  |  | In non-conductive status | 8.000 | 38.100 | 8.000 | 38.100 | 8.000 | 38.100 | 4.600 | 15.300 |
|  | OR\$> | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 8.200 | 35.700 | 8.200 | 35.700 | 8.200 | 35.700 | 5.400 | 20.000 |
|  |  |  |  | In non-conductive status | 8.200 | 35.700 | 8.200 | 35.700 | 8.200 | 35.700 | 5.400 | 22.100 |
|  | LD\$<= | In conductive status |  |  | 8.300 | 39.200 | 8.300 | 39.200 | 8.300 | 39.200 | 5.800 | 12.800 |
|  |  | In non-conductive status |  |  | 8.300 | 39.200 | 8.300 | 39.200 | 8.300 | 39.200 | 6.300 | 13.900 |
|  | AND\$<= | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed |  | In conductive status | 7.100 | 36.500 | 7.100 | 36.500 | 7.100 | 36.500 | 6.000 | 16.000 |
|  |  |  |  | In non-conductive status | 7.100 | 36.500 | 7.100 | 36.500 | 7.100 | 36.500 | 6.100 | 16.200 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
|  | OR\$<= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 7.400 | 35.600 | 7.400 | 35.600 | 7.400 | 35.600 | 4.700 | 14.600 |
|  |  |  | In non-conductive status | 7.400 | 35.600 | 7.400 | 35.600 | 7.400 | 35.600 | 4.600 | 14.400 |
|  | LD\$< | In conductive status |  | 7.400 | 40.000 | 7.400 | 40.000 | 7.400 | 40.000 | 4.800 | 17.000 |
|  |  | In non-conductive status |  | 7.400 | 40.000 | 7.400 | 40.000 | 7.400 | 40.000 | 5.500 | 18.000 |
|  | AND\$< | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.000 | 37.300 | 8.000 | 37.300 | 8.000 | 37.300 | 5.900 | 13.400 |
|  |  |  | In non-conductive status | 8.000 | 37.300 | 8.000 | 37.300 | 8.000 | 37.300 | 6.200 | 14.500 |
|  | OR\$< | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.300 | 35.600 | 8.300 | 35.600 | 8.300 | 35.600 | 6.200 | 18.700 |
|  |  |  | In non-conductive status | 8.300 | 35.600 | 8.300 | 35.600 | 8.300 | 35.600 | 5.400 | 19.700 |
|  | LD\$>= | In conductive status |  | 7.400 | 38.300 | 7.400 | 38.300 | 7.400 | 38.300 | 4.800 | 10.000 |
|  |  | In non-conductive status |  | 7.400 | 38.300 | 7.400 | 38.300 | 7.400 | 38.300 | 5.500 | 11.200 |
|  | AND\$>= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 4.400 | 21.600 |
|  |  |  | In non-conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 4.500 | 21.800 |
|  | OR\$>= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.200 | 36.400 | 8.200 | 36.400 | 8.200 | 36.400 | 5.400 | 15.400 |
|  |  |  | In non-conductive status | 8.200 | 36.400 | 8.200 | 36.400 | 8.200 | 36.400 | 5.300 | 15.300 |
|  | BKCMP = (S1) (52) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.600 |
|  |  |  | $\mathrm{n}=96$ | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.500 |
| Basic instruction | BKCMP<> (51) (5) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  |  |  | $\mathrm{n}=96$ | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.500 |
|  | $\text { BKCMP> (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 23.100 |
|  |  |  | $\mathrm{n}=96$ | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.400 |
|  | $\text { BKCMP }<=\text { (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  |  |  | $\mathrm{n}=96$ | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.400 |
|  | $\mathrm{BKCMP}<\text { (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.300 | 23.000 |
|  |  |  | $\mathrm{n}=96$ | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.500 |
|  | $\text { BKCMP>= (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  |  |  | $\mathrm{n}=96$ | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.400 |
|  | $\text { DBKCMP = (S1) (S2) (D) } \mathrm{n}$ |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 64.900 | 85.700 | 64.900 | 85.700 | 64.900 | 85.700 | 60.700 | 78.400 |
|  | $\text { DBKCMP<> (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.350 | 28.900 |
|  |  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.500 | 80.300 |
|  | DBKCMP> (51) (52) (D) n |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.600 | 80.300 |
|  | $\text { DBKCMP<= (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 64.800 | 85.700 | 64.800 | 85.700 | 64.800 | 85.700 | 60.800 | 78.400 |
|  | $\mathrm{DBKCMP}<\text { (S1) (S2) (D) } \mathrm{n}$ |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.700 | 80.400 |
|  | DBKCMP>= (51) (52) (D) n |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.300 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 64.800 | 85.700 | 64.800 | 85.700 | 64.800 | 85.700 | 60.700 | 78.400 |

App-70

| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | QOOUCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | $\mathrm{DB}+$ (S) ( ${ }^{\text {c }}$ |  | When executed | 5.750 | 13.300 | 5.750 | 13.300 | 5.750 | 13.300 | 4.900 | 7.500 |
|  | DB + (51) (52) (D) |  | When executed | 5.650 | 13.200 | 5.650 | 13.200 | 5.650 | 13.200 | 5.200 | 11.000 |
|  | DB - (5) (1) |  | When executed | 5.750 | 12.700 | 5.750 | 12.700 | 5.750 | 12.700 | 4.900 | 10.200 |
|  | DB - (51) (52) (D) |  | When executed | 5.650 | 12.600 | 5.650 | 12.600 | 5.650 | 12.600 | 5.200 | 8.600 |
|  | DB * (51) (2) (D) |  | When executed | 8.750 | 40.200 | 8.750 | 40.200 | 8.750 | 40.200 | 8.300 | 22.200 |
|  | DB/ (51) (52) (D) |  | When executed | 5.750 | 21.500 | 5.750 | 21.500 | 5.750 | 21.500 | 6.100 | 19.200 |
|  | ED + (S) (D) | Double precision | (5) $=0$, ( $)=0$ | 4.500 | 26.700 | 4.500 | 26.700 | 4.500 | 26.700 | 4.800 | 16.800 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 5.800 | 32.900 | 5.800 | 32.900 | 5.800 | 32.900 | 4.800 | 16.800 |
|  | ED + (51) (22) (0) | Double precision | (51) $=0$, (32) $=0$ | 5.450 | 35.400 | 5.450 | 35.400 | 5.450 | 35.400 | 7.100 | 20.100 |
|  |  |  | (51) $=2^{1023}$, (22) $=2^{1023}$ | 6.750 | 41.400 | 6.750 | 41.400 | 6.750 | 41.400 | 7.100 | 20.100 |
|  | ED - (S) (D) | Double precision | (5) $=0,(\mathrm{D})=0$ | 5.200 | 25.900 | 5.200 | 25.900 | 5.200 | 25.900 | 5.000 | 17.300 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 6.000 | 27.700 | 6.000 | 27.700 | 6.000 | 27.700 | 5.000 | 17.300 |
|  | ED - (51) (2) (D) | Double precision | (51) $=0$, (52) $=0$ | 5.550 | 32.900 | 5.550 | 32.900 | 5.550 | 32.900 | 6.000 | 16.300 |
|  |  |  | (51) $=2^{1023}$, (22) $=2^{1023}$ | 5.750 | 33.900 | 5.750 | 33.900 | 5.750 | 33.900 | 6.000 | 16.300 |
|  | ED * (51) (3) ( ${ }^{\text {( }}$ | Double precision | (51) $=0$, (52) $=0$ | 5.550 | 34.400 | 5.550 | 34.400 | 5.550 | 34.400 | 10.500 | 22.300 |
|  |  |  | (51) $=2^{1023}$, (2) $=2^{1023}$ | 5.950 | 39.100 | 5.950 | 39.100 | 5.950 | 39.100 | 10.500 | 22.300 |
|  | ED / (51) (2) (D) | Double precision | (51) $=2^{1023}$, (32) $=2^{1023}$ | 8.050 | 44.200 | 8.050 | 44.200 | 8.050 | 44.200 | 7.500 | 27.200 |
|  | BK + (51) (32) (D) n |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 12.100 | 19.700 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 61.700 | 69.300 |
|  | BK - (51) (3) (D) n |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 12.100 | 20.600 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 61.700 | 70.200 |
|  | DBK + (51) (2) (D) n |  | $\mathrm{n}=1$ | 10.100 | 24.200 | 10.100 | 24.200 | 10.100 | 24.200 | 7.050 | 19.200 |
|  |  |  | $\mathrm{n}=96$ | 59.800 | 73.900 | 59.800 | 73.900 | 59.800 | 73.900 | 59.400 | 68.900 |
|  | DBK - (31) (32) (D) n |  | $\mathrm{n}=1$ | 10.100 | 24.200 | 10.100 | 24.200 | 10.100 | 24.200 | 7.050 | 19.900 |
|  |  |  | $\mathrm{n}=96$ | 59.800 | 73.900 | 59.800 | 73.900 | 59.800 | 73.900 | 59.400 | 69.600 |
|  | \$+ (S) (D) |  | - | 15.400 | 64.300 | 15.400 | 64.300 | 15.400 | 64.300 | 14.400 | 34.000 |
|  | \$+ (51) (52) (D) |  | - | 19.700 | 71.000 | 19.700 | 71.000 | 19.700 | 71.000 | 9.200 | 22.900 |
|  | FLTD | Double precision | ( S $=0$ | 3.100 | 19.600 | 3.100 | 19.600 | 3.100 | 19.600 | 4.000 | 8.900 |
|  |  |  | (5) $=7 \mathrm{FFFH}$ | 3.350 | 19.900 | 3.350 | 19.900 | 3.350 | 19.900 | 3.400 | 9.000 |
|  | DFLTD | Double precision | ( S $=0$ | 3.200 | 20.400 | 3.200 | 20.400 | 3.200 | 20.400 | 4.100 | 10.800 |
|  |  |  | (5) $=7 \mathrm{FFFFFFFF}$ | 3.450 | 20.500 | 3.450 | 20.500 | 3.450 | 20.500 | 3.600 | 10.800 |
|  | INTD | Double precision | ( 5 ) 0 | 3.200 | 22.900 | 3.200 | 22.900 | 3.200 | 22.900 | 3.500 | 9.300 |
|  |  |  | (S) $=32766.5$ | 4.100 | 34.300 | 4.100 | 34.300 | 4.100 | 34.300 | 5.100 | 19.500 |
|  | DINTD | Double precision | (5) $=0$ | 3.200 | 23.000 | 3.200 | 23.000 | 3.200 | 23.000 | 2.600 | 6.800 |
|  |  |  | (S) $=1234567890.3$ | 4.050 | 33.500 | 4.050 | 33.500 | 4.050 | 33.500 | 3.400 | 11.700 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | DBL | When executed | 3.300 | 5.900 | 3.300 | 5.900 | 3.300 | 5.900 | 2.700 | 3.800 |
|  | WORD | When executed | 3.000 | 7.250 | 3.000 | 7.250 | 3.000 | 7.250 | 2.900 | 7.000 |
|  | GRY | When executed | 3.350 | 7.500 | 3.350 | 7.500 | 3.350 | 7.500 | 2.700 | 6.100 |
|  | DGRY | When executed | 3.000 | 7.200 | 3.000 | 7.200 | 3.000 | 7.200 | 2.900 | 4.600 |
|  | GBIN | When executed | 4.600 | 9.700 | 4.600 | 9.700 | 4.600 | 9.700 | 4.000 | 8.200 |
|  | DGBIN | When executed | 5.550 | 10.700 | 5.550 | 10.700 | 5.550 | 10.700 | 5.500 | 8.000 |
|  | NEG | When executed | 3.300 | 6.850 | 3.300 | 6.850 | 3.300 | 6.850 | 2.400 | 4.100 |
|  | DNEG | When executed | 3.050 | 5.700 | 3.050 | 5.700 | 3.050 | 5.700 | 2.500 | 4.300 |
|  |  | Floating point = 0 | 3.100 | 7.350 | 3.100 | 7.350 | 3.100 | 7.350 | 2.500 | 3.400 |
|  | ENE | Floating point $=-1.0$ | 3.350 | 11.700 | 3.350 | 11.700 | 3.350 | 11.700 | 2.700 | 4.500 |
|  | EDNEG | Floating point = 0 | 3.000 | 21.200 | 3.000 | 21.200 | 3.000 | 21.200 | 2.200 | 3.500 |
|  | EDNEG | Floating point $=-1.0$ | 3.100 | 22.900 | 3.100 | 22.900 | 3.100 | 22.900 | 2.400 | 3.500 |
|  |  | $\mathrm{n}=1$ | 8.700 | 27.600 | 8.700 | 27.600 | 8.700 | 27.600 | 9.700 | 22.000 |
|  | BKBCD (S) (D) n | $\mathrm{n}=96$ | 84.200 | 104.000 | 84.200 | 104.000 | 84.200 | 104.000 | 74.200 | 86.500 |
|  |  | $\mathrm{n}=1$ | 8.450 | 28.100 | 8.450 | 28.100 | 8.450 | 28.100 | 8.900 | 16.300 |
|  | BKBIN (S) n | $\mathrm{n}=96$ | 56.100 | 75.800 | 56.100 | 75.800 | 56.100 | 75.800 | 58.500 | 65.100 |
|  | ECON | - | 3.100 | 21.300 | 3.100 | 21.300 | 3.100 | 21.300 | 4.300 | 6.800 |
|  | EDCON | - | 5.050 | 24.000 | 5.050 | 24.000 | 5.050 | 24.000 | 2.800 | 5.400 |
|  | EDMOV | - | 2.900 | 22.900 | 2.900 | 22.900 | 2.900 | 22.900 | 3.200 | 7.800 |
|  | \$MOV | Character string to be transferred $=0$ | 6.250 | 30.100 | 6.250 | 30.100 | 6.250 | 30.100 | 4.500 | 13.900 |
|  |  | Character string to be transferred = 32 | 15.500 | 39.300 | 15.500 | 39.300 | 15.500 | 39.300 | 15.400 | 17.500 |
|  |  | $\mathrm{n}=1$ | 8.400 | 20.900 | 8.400 | 20.900 | 8.400 | 20.900 | 8.700 | 15.200 |
|  | BXCH (11) (12) n | $\mathrm{n}=96$ | 67.100 | 79.900 | 67.100 | 79.900 | 67.100 | 79.900 | 67.200 | 74.000 |
|  | SWAP | - | 3.300 | 3.550 | 3.300 | 3.550 | 3.300 | 3.550 | 2.400 | 2.700 |
|  | GOEND | - | 0.550 |  | 0.550 |  | 0.550 |  | 0.500 |  |
|  | DI | - | 2.800 | 8.400 | 2.800 | 8.400 | 2.800 | 8.400 | 1.800 | 2.200 |
|  | EI | - | 4.300 | 12.300 | 4.300 | 12.300 | 4.300 | 12.300 | 3.100 | 3.800 |
|  | IMASK | - | 12.900 | 40.600 | 12.900 | 40.600 | 12.900 | 40.600 | 9.800 | 25.000 |
|  | IRET | - | 1.000 |  | 1.000 |  | 1.000 |  | 1.000 |  |
|  | RSF X n | $\mathrm{n}=1$ | 7.500 | 26.500 | 7.500 | 26.500 | 7.500 | 26.500 | 4.300 | 16.100 |
|  |  | $\mathrm{n}=96$ | 11.400 | 30.400 | 11.400 | 30.400 | 11.400 | 30.400 | 11.400 | 23.700 |
|  | RSF Y n | $\mathrm{n}=1$ | 7.300 | 26.300 | 7.300 | 26.300 | 7.300 | 26.300 | 3.800 | 10.000 |
|  |  | $\mathrm{n}=96$ | 10.900 | 29.900 | 10.900 | 29.900 | 10.900 | 29.900 | 8.500 | 15.200 |
|  | UDCNT1 | - | 1.500 | 7.100 | 1.500 | 7.100 | 1.500 | 7.100 | 1.000 | 2.000 |
|  | UDCNT2 | - | 1.500 | 6.300 | 1.500 | 6.300 | 1.500 | 6.300 | 1.000 | 4.000 |
|  | TTMR | - | 5.300 | 20.900 | 5.300 | 20.900 | 5.300 | 20.900 | 3.900 | 6.100 |
|  | STMR | - | 8.900 | 49.800 | 8.900 | 49.800 | 8.900 | 49.800 | 7.200 | 30.000 |
|  | ROTC | - | 52.300 | 52.600 | 52.300 | 52.600 | 52.300 | 52.600 | 15.200 | 16.100 |
|  | RAMP | - | 7.400 | 30.900 | 7.400 | 30.900 | 7.400 | 30.900 | 5.900 | 18.300 |
|  | SPD | - | 1.500 | 6.300 | 1.500 | 6.300 | 1.500 | 6.300 | 1.000 | 2.800 |
|  | PLSY | - | 6.400 | 7.100 | 6.400 | 7.100 | 6.400 | 7.100 | 3.500 | 4.700 |
|  | PWM | - | 3.900 | 4.600 | 3.900 | 4.600 | 3.900 | 4.600 | 3.400 | 3.400 |
|  | MTR | - | 10.100 | 61.400 | 10.100 | 61.400 | 10.100 | 61.400 | 20.500 | 28.400 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | BKAND (S1) (2) (D) n |  | $\mathrm{n}=1$ | 13.600 | 28.500 | 13.600 | 28.500 | 13.600 | 28.500 | 12.100 | 20.100 |
|  |  |  | $\mathrm{n}=96$ | 63.200 | 78.200 | 63.200 | 78.200 | 63.200 | 78.200 | 57.400 | 63.200 |
|  | BKOR (51) (52) (D) $n$ |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 7.700 | 13.200 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 57.400 | 62.800 |
|  | BKXOR (S1) (52) (D) |  | $\mathrm{n}=1$ | 13.600 | 28.300 | 13.600 | 28.300 | 13.600 | 28.300 | 7.800 | 13.200 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.000 | 63.100 | 78.000 | 63.100 | 78.000 | 57.300 | 62.800 |
|  | BKXNR (51) (52) (D) n |  | $\mathrm{n}=1$ | 13.500 | 28.300 | 13.500 | 28.300 | 13.500 | 28.300 | 7.800 | 14.100 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.000 | 63.100 | 78.000 | 63.100 | 78.000 | 57.400 | 62.900 |
|  | BSFR ( ${ }^{\text {n }}$ |  | $\mathrm{n}=1$ | 5.050 | 21.100 | 5.050 | 21.100 | 5.050 | 21.100 | 3.700 | 6.300 |
|  |  |  | $\mathrm{n}=96$ | 9.000 | 34.800 | 9.000 | 34.800 | 9.000 | 34.800 | 10.200 | 12.800 |
|  | BSFL (D) $n$ |  | $\mathrm{n}=1$ | 4.800 | 19.100 | 4.800 | 19.100 | 4.800 | 19.100 | 4.500 | 8.900 |
|  |  |  | $\mathrm{n}=96$ | 8.550 | 34.300 | 8.550 | 34.300 | 8.550 | 34.300 | 10.100 | 14.300 |
|  | SFTBR (D) n 1 n 2 | n1 = | $16 / \mathrm{n} 2=1$ | 10.300 | 46.500 | 10.300 | 46.500 | 10.300 | 46.500 | 8.800 | 43.400 |
|  |  | n1 = | $16 / n 2=15$ | 10.300 | 46.400 | 10.300 | 46.400 | 10.300 | 46.400 | 8.750 | 43.400 |
|  | SFTBL (D) n 1 n 2 | n1 = | $16 / \mathrm{n} 2=1$ | 10.500 | 49.800 | 10.500 | 49.800 | 10.500 | 49.800 | 8.050 | 45.100 |
|  |  | n1 = | $16 / \mathrm{n} 2=15$ | 10.500 | 49.800 | 10.500 | 49.800 | 10.500 | 49.800 | 8.050 | 45.100 |
|  | SFTWR (D) n 1 n 2 | n1 = | $16 / \mathrm{n} 2=1$ | 7.950 | 24.000 | 7.950 | 24.000 | 7.950 | 24.000 | 6.500 | 22.800 |
|  |  | n1 = | $16 / \mathrm{n} 2=15$ | 7.950 | 24.100 | 7.950 | 24.100 | 7.950 | 24.100 | 6.500 | 22.800 |
|  | SFTWL (D) n1 n2 | n1 = | $16 / \mathrm{n} 2=1$ | 8.700 | 23.600 | 8.700 | 23.600 | 8.700 | 23.600 | 7.350 | 23.600 |
|  |  | n1 = | $16 / \mathrm{n} 2=15$ | 8.650 | 23.700 | 8.650 | 23.700 | 8.650 | 23.700 | 7.300 | 23.700 |
|  | BSET (D) n |  | $\mathrm{n}=1$ | 4.550 | 4.750 | 4.550 | 4.750 | 4.550 | 4.750 | 3.000 | 3.400 |
|  |  |  | $\mathrm{n}=15$ | 4.550 | 4.750 | 4.550 | 4.750 | 4.550 | 4.750 | 3.000 | 3.500 |
|  | BRST (D) n |  | $\mathrm{n}=1$ | 4.600 | 4.750 | 4.600 | 4.750 | 4.600 | 4.750 | 3.000 | 3.400 |
|  |  |  | $\mathrm{n}=15$ | 4.600 | 4.750 | 4.600 | 4.750 | 4.600 | 4.750 | 3.000 | 3.400 |
|  | TEST | Whe | n executed | 7.250 | 13.200 | 7.250 | 13.200 | 7.250 | 13.200 | 4.400 | 6.900 |
|  | DTEST | Wh | n executed | 6.950 | 12.900 | 6.950 | 12.900 | 6.950 | 12.900 | 4.500 | 7.000 |
|  | BKRST (D) $n$ |  | $\mathrm{n}=1$ | 7.350 | 11.600 | 7.350 | 11.600 | 7.350 | 11.600 | 4.300 | 5.200 |
|  |  |  | $\mathrm{n}=96$ | 10.100 | 22.600 | 10.100 | 22.600 | 10.100 | 22.600 | 6.500 | 13.200 |
|  | SER (51) (52) (D) n | $\mathrm{n}=1$ | All match | 6.650 | 6.800 | 6.650 | 6.800 | 6.650 | 6.800 | 5.000 | 5.300 |
|  |  |  | None match | 6.650 | 6.800 | 6.650 | 6.800 | 6.650 | 6.800 | 5.000 | 5.300 |
|  |  | $n=$ | All match | 34.000 | 42.300 | 34.000 | 42.300 | 34.000 | 42.300 | 32.300 | 35.900 |
|  |  | 96 | None match | 34.000 | 42.300 | 34.000 | 42.300 | 34.000 | 42.300 | 32.400 | 35.900 |
|  | DSER (51) (S2) (D) n | $\mathrm{n}=1$ | All match | 8.000 | 16.300 | 8.000 | 16.300 | 8.000 | 16.300 | 6.800 | 10.200 |
|  |  |  | None match | 8.000 | 16.300 | 8.000 | 16.300 | 8.000 | 16.300 | 6.800 | 10.200 |
|  |  | $\mathrm{n}=$ | All match | 54.100 | 62.600 | 54.100 | 62.600 | 54.100 | 62.600 | 52.800 | 56.300 |
|  |  | 96 | None match | 54.100 | 62.600 | 54.100 | 62.600 | 54.100 | 62.600 | 52.800 | 56.300 |
|  | DSUM (S) (D) |  | (S) $=0$ | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 3.700 | 4.100 |
|  |  | (S) $=$ | FFFFFFFFFH | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 3.800 | 4.100 |
|  | DECO (5) ( n |  | $\mathrm{n}=2$ | 8.850 | 23.000 | 8.850 | 23.000 | 8.850 | 23.000 | 6.000 | 16.400 |
|  |  |  | $\mathrm{n}=8$ | 13.600 | 36.600 | 13.600 | 36.600 | 13.600 | 36.600 | 8.100 | 15.200 |
|  | $\text { ENCO (S) (D) } n$ | $\mathrm{n}=2$ | $\mathrm{M} 1=\mathrm{ON}$ | 7.650 | 11.900 | 7.650 | 11.900 | 7.650 | 11.900 | 5.300 | 6.300 |
|  |  |  | $\mathrm{M} 4=\mathrm{ON}$ | 7.500 | 11.700 | 7.500 | 11.700 | 7.500 | 11.700 | 5.200 | 6.200 |
|  |  | $\mathrm{n}=8$ | $\mathrm{M} 1=\mathrm{ON}$ | 14.600 | 27.800 | 14.600 | 27.800 | 14.600 | 27.800 | 10.400 | 17.900 |
|  |  |  | M256 = ON | 10.600 | 23.700 | 10.600 | 23.700 | 10.600 | 23.700 | 5.700 | 13.300 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | DIS (S) (D) n | $\mathrm{n}=1$ | 6.500 | 14.800 | 6.500 | 14.800 | 6.500 | 14.800 | 5.000 | 10.900 |
|  |  | $\mathrm{n}=4$ | 6.900 | 15.200 | 6.900 | 15.200 | 6.900 | 15.200 | 5.400 | 11.300 |
|  | UNI (S) (D) n | $\mathrm{n}=1$ | 6.800 | 15.100 | 6.800 | 15.100 | 6.800 | 15.100 | 5.500 | 8.900 |
|  |  | $\mathrm{n}=4$ | 7.500 | 15.900 | 7.500 | 15.900 | 7.500 | 15.900 | 6.200 | 9.600 |
|  | NDIS | When executed | 4.750 | 18.700 | 4.750 | 18.700 | 4.750 | 18.700 | 11.000 | 16.300 |
|  | NUNI | When executed | 4.750 | 18.700 | 4.750 | 18.700 | 4.750 | 18.700 | 10.600 | 16.000 |
|  | WTOB (S) (D) n | $\mathrm{n}=1$ | 6.600 | 14.900 | 6.600 | 14.900 | 6.600 | 14.900 | 5.000 | 6.500 |
|  |  | $\mathrm{n}=96$ | 37.700 | 46.100 | 37.700 | 46.100 | 37.700 | 46.100 | 36.000 | 38.400 |
|  | BTOW (5) (D) $n$ | $\mathrm{n}=1$ | 7.350 | 15.600 | 7.350 | 15.600 | 7.350 | 15.600 | 5.100 | 6.100 |
|  |  | $\mathrm{n}=96$ | 32.100 | 40.500 | 32.100 | 40.500 | 32.100 | 40.500 | 29.900 | 32.000 |
|  | $\operatorname{MAX}$ (S) (D) $n$ | $\mathrm{n}=1$ | 8.250 | 24.900 | 8.250 | 24.900 | 8.250 | 24.900 | 4.300 | 6.900 |
|  |  | $\mathrm{n}=96$ | 34.200 | 51.600 | 34.200 | 51.600 | 34.200 | 51.600 | 32.000 | 34.300 |
|  | MIN (S) (D) $n$ | $\mathrm{n}=1$ | 8.250 | 24.800 | 8.250 | 24.800 | 8.250 | 24.800 | 4.400 | 6.800 |
|  |  | $\mathrm{n}=96$ | 34.200 | 51.600 | 34.200 | 51.600 | 34.200 | 51.600 | 30.300 | 34.800 |
|  | DMAX (S) (D) n | $\mathrm{n}=1$ | 6.800 | 34.900 | 6.800 | 34.900 | 6.800 | 34.900 | 4.800 | 14.200 |
|  |  | $\mathrm{n}=96$ | 60.300 | 89.200 | 60.300 | 89.200 | 60.300 | 89.200 | 56.400 | 68.000 |
|  | DMIN (S) (D) n | $\mathrm{n}=1$ | 7.600 | 35.700 | 7.600 | 35.700 | 7.600 | 35.700 | 4.800 | 9.300 |
|  |  | $\mathrm{n}=96$ | 59.400 | 90.000 | 59.400 | 90.000 | 59.400 | 90.000 | 55.400 | 62.800 |
|  | SORT (51) n (52) (11) (12) | $\mathrm{n}=1$ | 10.100 | 28.900 | 10.100 | 28.900 | 10.100 | 28.900 | 6.200 | 12.200 |
|  |  | $\mathrm{n}=96$ | 52.100 | 92.400 | 52.100 | 92.400 | 52.100 | 92.400 | 6.200 | 13.100 |
|  | DSORT (51) n ( 52 (11) (12) | $\mathrm{n}=1$ | 9.300 | 29.000 | 9.300 | 29.000 | 9.300 | 29.000 | 6.200 | 10.500 |
|  |  | $\mathrm{n}=96$ | 43.600 | 89.600 | 43.600 | 89.600 | 43.600 | 89.600 | 6.100 | 10.500 |
|  | WSUM (S) (D) $n$ | $\mathrm{n}=1$ | 6.700 | 15.000 | 6.700 | 15.000 | 6.700 | 15.000 | 4.800 | 6.200 |
|  |  | $\mathrm{n}=96$ | 28.900 | 37.100 | 28.900 | 37.100 | 28.900 | 37.100 | 26.900 | 28.700 |
|  | DWSUM (S) (D) | $\mathrm{n}=1$ | 8.600 | 26.800 | 8.600 | 26.800 | 8.600 | 26.800 | 5.500 | 7.000 |
|  |  | $\mathrm{n}=96$ | 56.200 | 74.700 | 56.200 | 74.700 | 56.200 | 74.700 | 53.000 | 56.300 |
|  | MEAN (S) ( n | $\mathrm{n}=1$ | 5.850 | 19.800 | 5.850 | 19.800 | 5.850 | 19.800 | 4.300 | 17.300 |
|  |  | $\mathrm{n}=96$ | 17.300 | 38.200 | 17.300 | 38.200 | 17.300 | 38.200 | 16.000 | 35.500 |
|  | DMEAN (S) (D) $n$ | $\mathrm{n}=1$ | 6.900 | 23.300 | 6.900 | 23.300 | 6.900 | 23.300 | 5.750 | 21.900 |
|  |  | $\mathrm{n}=96$ | 29.400 | 49.900 | 29.400 | 49.900 | 29.400 | 49.900 | 29.200 | 48.600 |
|  | NEXT | - | 1.000 | 1.100 | 1.000 | 1.100 | 1.000 | 1.100 | 0.980 | 1.400 |
|  | BREAK | - | 4.700 | 25.000 | 4.700 | 25.000 | 4.700 | 25.000 | 21.300 | 17.900 |
|  | RET | Return to original program | 4.100 | 19.500 | 4.100 | 19.500 | 4.100 | 19.500 | 2.000 | 3.000 |
|  |  | Return to other program | 4.700 | 16.700 | 4.700 | 16.700 | 4.700 | 16.700 | 2.300 | 4.900 |
|  | FCALL Pn | Internal file pointer | 5.400 | 5.400 | 5.400 | 5.400 | 5.400 | 5.400 | 3.300 | 5.300 |
|  |  | Common pointer | 7.600 | 30.500 | 7.600 | 30.500 | 7.600 | 30.500 | 4.900 | 6.600 |
|  | FCALL Pn (51) to (5) | - | 50.400 | 62.700 | 50.400 | 62.700 | 50.400 | 62.700 | 19.800 | 23.700 |
|  | ECALL * Pn <br> *: Program name | - | 105.000 | 214.000 | 105.000 | 214.000 | 105.000 | 214.000 | 75.700 | 134.000 |
|  | ECALL * Pn (51) to (55) <br> *: Program name | - | 164.000 | 271.000 | 164.000 | 271.000 | 164.000 | 271.000 | 109.000 | 173.000 |
|  | EFCALL * Pn *: Program name | - | 105.000 | 214.000 | 105.000 | 214.000 | 105.000 | 214.000 | 76.200 | 134.000 |
|  | EFCALL * Pn S1 to (55) <br> *: Program name | - | 164.000 | 271.000 | 164.000 | 271.000 | 164.000 | 271.000 | 90.500 | 170.000 |
|  | XCALL | - | 5.100 | 6.700 | 5.100 | 6.700 | 5.100 | 6.700 | 3.800 | 6.400 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | $\begin{aligned} & \mathrm{COM} \\ & \mathrm{CCOM} \end{aligned}$ | When selecting I/O refresh only | 18.100 | 89.100 | 18.100 | 89.100 | 18.100 | 89.100 | 12.800 | 79.000 |
|  |  | When selecting CC-Link refresh only (Master station side) | 33.300 | 132.000 | 33.300 | 132.000 | 33.300 | 132.000 | 24.900 | 119.000 |
|  |  | When selecting CC-Link refresh only (Local station side) | 33.300 | 132.000 | 33.300 | 132.000 | 33.300 | 132.000 | 24.900 | 119.000 |
|  |  | When selecting MELSECNET/H refresh only (Control station side) | 78.600 | 231.000 | 78.600 | 231.000 | 78.600 | 231.000 | 54.000 | 212.000 |
|  |  | When selecting MELSECNET/H refresh only (Normal station side) | 78.600 | 231.000 | 78.600 | 231.000 | 78.600 | 231.000 | 54.000 | 212.000 |
|  |  | When selecting intelli auto refresh only | 18.100 | 89.000 | 18.100 | 89.000 | 18.100 | 89.000 | 12.800 | 79.000 |
|  |  | When selecting I/O outside the group only (Input only) | 15.700 | 71.600 | 15.700 | 71.600 | 15.700 | 71.600 | 8.600 | 76.500 |
|  |  | When selecting I/O outside the group only (Output only) | 40.200 | 152.000 | 40.200 | 152.000 | 40.200 | 152.000 | 26.300 | 135.000 |
|  |  | When selecting I/O outside the group only (Both I/O) | 45.800 | 153.000 | 45.800 | 153.000 | 45.800 | 153.000 | 26.100 | 135.000 |
|  |  | When selecting refresh of multiple CPU high speed transmission area only | - | - | - | - | - | - | - | - |
|  |  | When selecting communication with peripheral device | 18.200 | 89.000 | 18.200 | 89.000 | 18.200 | 89.000 | 7.250 | 54.300 |
|  | FIFW | Number of data points $=0$ | 6.100 | 14.200 | 6.100 | 14.200 | 6.100 | 14.200 | 3.700 | 10.100 |
|  |  | Number of data points $=96$ | 6.100 | 14.200 | 6.100 | 14.200 | 6.100 | 14.200 | 3.800 | 5.200 |
|  | FIFR | Number of data points $=0$ | 7.500 | 15.600 | 7.500 | 15.600 | 7.500 | 15.600 | 4.400 | 5.800 |
|  |  | Number of data points $=96$ | 37.000 | 45.000 | 37.000 | 45.000 | 37.000 | 45.000 | 33.500 | 35.200 |
|  | FPOP | Number of data points $=0$ | 7.600 | 15.600 | 7.600 | 15.600 | 7.600 | 15.600 | 4.400 | 10.800 |
|  |  | Number of data points $=96$ | 7.600 | 15.600 | 7.600 | 15.600 | 7.600 | 15.600 | 4.400 | 10.800 |
|  | FINS | Number of data points $=0$ | 6.900 | 15.000 | 6.900 | 15.000 | 6.900 | 15.000 | 5.000 | 10.700 |
|  |  | Number of data points $=96$ | 36.600 | 44.700 | 36.600 | 44.700 | 36.600 | 44.700 | 4.400 | 10.900 |
|  | FDEL | Number of data points $=0$ | 8.000 | 16.100 | 8.000 | 16.100 | 8.000 | 16.100 | 4.900 | 11.300 |
|  |  | Number of data points $=96$ | 37.300 | 45.500 | 37.300 | 45.500 | 37.300 | 45.500 | 34.200 | 35.900 |
|  | FROM n1 n2 (D) n3 | n3 = 1 | 17.400 | 74.700 | 17.400 | 74.700 | 17.400 | 74.700 | 12.100 | 71.300 |
|  |  | $\mathrm{n} 3=1000$ | 406.000 | 498.500 | 406.000 | 498.500 | 406.000 | 498.500 | 402.600 | 495.100 |
|  | DFROn1 n2 (D) n3 | n3 = 1 | 19.600 | 85.600 | 19.600 | 85.600 | 19.600 | 85.600 | 14.600 | 81.800 |
|  |  | n3 $=500$ | 406.000 | 498.500 | 406.000 | 498.500 | 406.000 | 498.500 | 402.600 | 495.100 |
|  | TOn1 n2 (S) n3 | n3 = 1 | 16.400 | 69.600 | 16.400 | 69.600 | 16.400 | 69.600 | 11.700 | 63.400 |
|  |  | $\mathrm{n} 3=1000$ | 381.300 | 471.200 | 381.300 | 471.200 | 381.300 | 471.200 | 375.900 | 464.300 |
|  | DTO n1 n2 (S) n3 | n3 = 1 | 18.600 | 85.100 | 18.600 | 85.100 | 18.600 | 85.100 | 14.200 | 78.500 |
|  |  | n3 $=500$ | 381.300 | 471.200 | 381.300 | 471.200 | 381.300 | 471.200 | 375.900 | 464.300 |
|  | LEDR | No display $\rightarrow$ no display | 1.500 | 7.100 | 1.500 | 7.100 | 1.500 | 7.100 | 5.100 | 5.100 |
|  |  | LED instruction execution $\rightarrow$ no display | 38.900 | 109.000 | 38.900 | 109.000 | 38.900 | 109.000 | 35.700 | 89.200 |
|  | BINDA (S) (D) | (S) $=1$ | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 4.900 | 6.500 |
|  |  | (S) $=-32768$ | 7.800 | 16.200 | 7.800 | 16.200 | 7.800 | 16.200 | 7.200 | 8.700 |
|  | DBINDA (S) (D) | (S) $=1$ | 6.200 | 14.500 | 6.200 | 14.500 | 6.200 | 14.500 | 5.700 | 7.100 |
|  |  | (S) $=-2147483648$ | 11.000 | 19.200 | 11.000 | 19.200 | 11.000 | 19.200 | 10.400 | 12.200 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | BINHA (S) (D) | (S) $=1$ | 5.050 | 13.400 | 5.050 | 13.400 | 5.050 | 13.400 | 4.400 | 5.900 |
|  |  | (S) = FFFFH | 5.050 | 13.400 | 5.050 | 13.400 | 5.050 | 13.400 | 4.400 | 5.800 |
|  | DBINHA (S) (D) | (S) $=1$ | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 5.200 | 6.700 |
|  |  | (S) = FFFFFFFFFH | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 5.100 | 6.500 |
|  | BCDDA (S) (D) | (5) $=1$ | 4.850 | 13.200 | 4.850 | 13.200 | 4.850 | 13.200 | 4.300 | 5.800 |
|  |  | (S) $=9999$ | 5.300 | 13.600 | 5.300 | 13.600 | 5.300 | 13.600 | 4.700 | 6.100 |
|  | DBCDDA (S) (D) | (S) $=1$ | 5.300 | 13.600 | 5.300 | 13.600 | 5.300 | 13.600 | 4.800 | 6.300 |
|  |  | (S) 99999999 | 6.200 | 14.500 | 6.200 | 14.500 | 6.200 | 14.500 | 5.600 | 7.100 |
|  | DABIN (S) (D) | (S) $=1$ | 7.000 | 18.500 | 7.000 | 18.500 | 7.000 | 18.500 | 6.500 | 9.000 |
|  |  | (S) $=-32768$ | 6.950 | 18.500 | 6.950 | 18.500 | 6.950 | 18.500 | 6.300 | 8.900 |
|  | DDABIN (S) (D) | (S) $=1$ | 9.450 | 21.000 | 9.450 | 21.000 | 9.450 | 21.000 | 9.400 | 12.000 |
|  |  | (S) $=-2147483648$ | 9.450 | 21.000 | 9.450 | 21.000 | 9.450 | 21.000 | 9.100 | 11.600 |
|  | HABIN (S) (D) | (S) $=1$ | 5.650 | 17.100 | 5.650 | 17.100 | 5.650 | 17.100 | 4.900 | 7.500 |
|  |  | (S) $=\mathrm{FFFFF}_{H}$ | 5.750 | 17.300 | 5.750 | 17.300 | 5.750 | 17.300 | 5.100 | 8.100 |
|  | DHABIN (S) (D) | (S) $=1$ | 6.800 | 18.200 | 6.800 | 18.200 | 6.800 | 18.200 | 6.000 | 8.500 |
|  |  | (5) $=$ FFFFFFFFFH | 7.100 | 18.600 | 7.100 | 18.600 | 7.100 | 18.600 | 6.300 | 8.900 |
|  | DABCD (S) (D) | (S) $=1$ | 5.650 | 17.200 | 5.650 | 17.200 | 5.650 | 17.200 | 5.000 | 7.500 |
|  |  | (S) $=9999$ | 5.700 | 17.200 | 5.700 | 17.200 | 5.700 | 17.200 | 5.000 | 7.500 |
|  | DDABCD (5) ( | (S) $=1$ | 6.850 | 18.300 | 6.850 | 18.300 | 6.850 | 18.300 | 6.200 | 8.800 |
|  |  | (S) $=99999999$ | 6.850 | 18.300 | 6.850 | 18.300 | 6.850 | 18.300 | 6.200 | 8.800 |
|  | COMRD | - | 185.000 | 188.000 | 185.000 | 188.000 | 185.000 | 188.000 | 97.300 | 97.400 |
|  | LEN | 1 character | 4.700 | 16.200 | 4.700 | 16.200 | 4.700 | 16.200 | 4.100 | 6.600 |
|  |  | 96 characters | 20.600 | 32.900 | 20.600 | 32.900 | 20.600 | 32.900 | 19.800 | 22.400 |
|  | STR | - | 9.800 | 36.500 | 9.800 | 36.500 | 9.800 | 36.500 | 6.900 | 14.400 |
|  | DSTR | - | 12.100 | 40.400 | 12.100 | 40.400 | 12.100 | 40.400 | 10.200 | 20.800 |
|  | VAL | - | 12.200 | 40.900 | 12.200 | 40.900 | 12.200 | 40.900 | 9.800 | 23.900 |
|  | DVAL | - | 19.400 | 45.600 | 19.400 | 45.600 | 19.400 | 45.600 | 14.000 | 33.100 |
|  | ESTR | - | 29.700 | 87.800 | 29.700 | 87.800 | 29.700 | 87.800 | 22.100 | 52.400 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | EXPD (5) ( $)$ | Double precision | (S) $=-10$ | 15.800 | 52.700 | 15.800 | 52.700 | 15.800 | 52.700 | 8.800 | 27.600 |
|  |  |  | (5) $=1$ | 15.400 | 52.500 | 15.400 | 52.500 | 15.400 | 52.500 | 8.500 | 27.300 |
|  | LOG (3) (D) | Single precision | (5) $=1$ | 5.800 | 14.900 | 5.800 | 14.900 | 5.800 | 14.900 | 4.100 | 8.100 |
|  |  |  | (S) $=10$ | 7.450 | 16.500 | 7.450 | 16.500 | 7.450 | 16.500 | 6.200 | 10.300 |
|  | LOGD (3) ( | Double precision | (5) $=1$ | 11.000 | 48.900 | 11.000 | 48.900 | 11.000 | 48.900 | 9.500 | 28.300 |
|  |  |  | (S) $=10$ | 12.600 | 51.300 | 12.600 | 51.300 | 12.600 | 51.300 | 11.100 | 29.900 |
|  | RND |  | - | 1.950 | 5.450 | 1.950 | 5.450 | 1.950 | 5.450 | 1.200 | 2.300 |
|  | SRND |  | - | 2.750 | 4.550 | 2.750 | 4.550 | 2.750 | 4.550 | 1.400 | 2.400 |
|  | BSQR (3) () |  | (S) $=0$ | 2.500 | 6.800 | 2.500 | 6.800 | 2.500 | 6.800 | 1.800 | 3.300 |
|  |  | (3) $=9999$ |  | 6.400 | 15.500 | 6.400 | 15.500 | 6.400 | 15.500 | 5.100 | 8.800 |
|  | BDSQR (5) (D) | (S) $=0$ |  | 2.600 | 6.050 | 2.600 | 6.050 | 2.600 | 6.050 | 1.900 | 3.700 |
|  |  | (S) $=99999999$ |  | 8.450 | 17.600 | 8.450 | 17.600 | 8.450 | 17.600 | 7.500 | 10.900 |
|  | BSIN | - |  | 11.500 | 32.800 | 11.500 | 32.800 | 11.500 | 32.800 | 8.700 | 20.200 |
|  | BCOS | - |  | 10.400 | 32.500 | 10.400 | 32.500 | 10.400 | 32.500 | 7.800 | 14.400 |
|  | BTAN | - |  | 12.100 | 33.700 | 12.100 | 33.700 | 12.100 | 33.700 | 9.000 | 17.000 |
|  | BASIN | - |  | 13.300 | 32.800 | 13.300 | 32.800 | 13.300 | 32.800 | 12.200 | 15.100 |
|  | BACOS | - |  | 13.400 | 33.700 | 13.400 | 33.700 | 13.400 | 33.700 | 13.100 | 14.900 |
|  | BATAN | - |  | 12.600 | 31.400 | 12.600 | 31.400 | 12.600 | 31.400 | 11.400 | 15.700 |
|  | POW (51) (22) (0) | Single precision | $\begin{aligned} & \text { (51) }=12.3 \mathrm{E}+5 \\ & \text { (22) }=3.45 \mathrm{E}+0 \end{aligned}$ | 12.200 | 22.100 | 12.200 | 22.100 | 12.200 | 22.100 | 8.950 | 19.500 |
|  | POWD (51) (52) (D) | Double precision | $\begin{aligned} & \text { (51) }=12.3 \mathrm{E}+5 \\ & \text { (22) }=3.45 \mathrm{E}+0 \end{aligned}$ | 27.300 | 61.000 | 27.300 | 61.000 | 27.300 | 61.000 | 19.400 | 55.200 |
|  | LOG10 | Single precision |  | 8.200 | 16.500 | 8.200 | 16.500 | 8.200 | 16.500 | 5.950 | 14.800 |
|  | LOG10D | Double precision |  | 15.100 | 48.000 | 15.100 | 48.000 | 15.100 | 48.000 | 12.400 | 46.500 |
|  | LIMIT | - - |  | 5.350 | 5.500 | 5.350 | 5.500 | 5.350 | 5.500 | 5.200 | 5.400 |
|  | DLIMIT | - |  | 6.000 | 6.150 | 6.000 | 6.150 | 6.000 | 6.150 | 5.700 | 5.900 |
|  | BAND | - |  | 5.450 | 12.400 | 5.450 | 12.400 | 5.450 | 12.400 | 5.400 | 6.300 |
|  | DBAND | - |  | 6.050 | 11.900 | 6.050 | 11.900 | 6.050 | 11.900 | 5.800 | 6.900 |
|  | ZONE | - |  | 6.250 | 10.700 | 6.250 | 10.700 | 6.250 | 10.700 | 5.200 | 11.100 |
|  | DZONE | - |  | 6.000 | 11.900 | 6.000 | 11.900 | 6.000 | 11.900 | 5.700 | 10.800 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | SCL (31) (52) (D) | $\begin{aligned} & \text { SM750 } \\ & =\mathrm{ON} \end{aligned}$ | Point No. 1 < (51) < <br> Point No. 2 | 14.900 | 50.100 | 14.900 | 50.100 | 14.900 | 50.100 | 14.700 | 48.000 |
|  |  |  | Point No. 9 $<\text { S1) }<$ <br> Point No. 10 | 15.800 | 50.900 | 15.800 | 50.900 | 15.800 | 50.900 | 19.600 | 50.400 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 13.900 | 53.100 | 13.900 | 53.100 | 13.900 | 53.100 | 13.700 | 51.000 |
|  |  |  | Point No. 9 < (51) < <br> Point No. 10 | 16.600 | 56.600 | 16.600 | 56.600 | 16.600 | 56.600 | 20.400 | 56.200 |
|  | DSCL (51) (32) (1) | $\begin{gathered} \text { SM750 } \\ =\text { ON } \end{gathered}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 13.400 | 52.400 | 13.400 | 52.400 | 13.400 | 52.400 | 12.800 | 50.300 |
|  |  |  | Point No. 9 < (31) < <br> Point No. 10 | 14.200 | 54.100 | 14.200 | 54.100 | 14.200 | 54.100 | 17.300 | 53.500 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 12.300 | 53.200 | 12.300 | 53.200 | 12.300 | 53.200 | 11.500 | 51.100 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 15.000 | 57.600 | 15.000 | 57.600 | 15.000 | 57.600 | 18.100 | 57.100 |
|  | SCL2 (51) (22) (D) | $\begin{gathered} \text { SM750 } \\ =O N \end{gathered}$ | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 14.200 | 53.300 | 14.200 | 53.300 | 14.200 | 53.300 | 13.200 | 51.200 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <(S 1)< \\ \text { Point No. } 10 \end{gathered}$ | 14.900 | 55.000 | 14.900 | 55.000 | 14.900 | 55.000 | 18.000 | 54.500 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 15.000 | 53.500 | 15.000 | 53.500 | 15.000 | 53.500 | 14.000 | 51.300 |
|  |  |  | Point No. 9 $<\text { (S1) }<$ <br> Point No. 10 | 16.300 | 56.400 | 16.300 | 56.400 | 16.300 | 56.400 | 19.300 | 55.800 |
|  | DSCL2 (51) (52) (D) | $\begin{aligned} & \text { SM750 } \\ & =\mathrm{ON} \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 13.400 | 52.700 | 13.400 | 52.700 | 13.400 | 52.700 | 13.100 | 50.500 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 14.200 | 54.300 | 14.200 | 54.300 | 14.200 | 54.300 | 18.100 | 53.700 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 12.300 | 53.200 | 12.300 | 53.200 | 12.300 | 53.200 | 12.100 | 51.000 |
|  |  |  | Point No. 9 $<\text { (S1) }<$ <br> Point No. 10 | 15.000 | 57.600 | 15.000 | 57.600 | 15.000 | 57.600 | 18.900 | 57.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | RSET | Standard RAM |  | 6.800 | 26.900 | 6.800 | 26.900 | 6.800 | 26.900 | 3.000 | 16.400 |
|  |  | SRAM card |  | - | - | - | - | - | - | 3.000 | 16.400 |
|  | QDRSET | SRAM card to standard RAM |  | - | - | - | - | - | - | 230.000 | 327.000 |
|  |  | Standard RAM to SRAM card |  | - | - | - | - | - | - | 997.000 | 1066.000 |
|  | QCDSET | SRAM card to standard ROM |  | - | - | - | - | - | - | 525.000 | 690.000 |
|  |  | Standard ROM to SRAM card |  | - | - | - | - | - | - | 490.000 | 655.000 |
|  | DATERD | - |  | 5.600 | 27.800 | 5.600 | 27.800 | 5.600 | 27.800 | 5.100 | 14.700 |
|  | DATEWR | - |  | 7.800 | 42.100 | 7.800 | 42.100 | 7.800 | 42.100 | 7.100 | 23.000 |
|  | DATE + | No digit increase |  | 14.200 | 41.200 | 14.200 | 41.200 | 14.200 | 41.200 | 6.500 | 13.100 |
|  |  | Digit increase |  | 14.200 | 41.200 | 14.200 | 41.200 | 14.200 | 41.200 | 5.700 | 21.200 |
|  | DATE - | No digit increase |  | 15.100 | 41.200 | 15.100 | 41.200 | 15.100 | 41.200 | 6.500 | 11.500 |
|  |  | Digit increase |  | 15.100 | 41.200 | 15.100 | 41.200 | 15.100 | 41.200 | 5.700 | 17.200 |
|  | SECOND | - |  | 5.800 | 20.500 | 5.800 | 20.500 | 5.800 | 20.500 | 2.600 | 5.900 |
|  | HOUR | - |  | 6.200 | 22.500 | 6.200 | 22.500 | 6.200 | 22.500 | 3.000 | 5.300 |
|  | LDDT = | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 8.200 | 25.500 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ANDDT= | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT= | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT <> | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ANDDT<= | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT<= | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT< | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ANDDT< | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT< | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT>= | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ANDTM<> | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM<> | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM> | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  | ANDTM> | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM> | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM<= | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ANDTM>= | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM>= | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  | S.DATERD | - |  | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 | 7.500 | 23.400 |
|  | S.DATE + | No digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 9.100 | 23.400 |
|  |  | Digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 8.900 | 22.200 |
|  | S.DATE - | No digit increase |  | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 | 9.000 | 22.200 |
|  |  | Digit increase |  | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 | 9.800 | 22.100 |
|  | PSTOP | - |  | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 | 61.400 | 84.500 |
|  | POFF | - |  | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 | 121.000 | 246.000 |
|  | PSCAN | - |  | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 | 126.000 | 232.000 |
|  | WDT | - |  | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 | 1.300 | 3.000 |
|  | DUTY | - |  | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 | 4.900 | 24.300 |
|  | TIMCHK | - |  | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 | 7.400 | 23.300 |
|  | ZRRDB | File register of standard RAM |  | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 2.400 | 2.600 |
|  |  | File register of SRAM card |  | - | - | - | - | - | - | 2.500 | 2.800 |
|  | ZRWRB | File register of standard RAM |  | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 | 3.100 | 3.300 |
|  |  | File register of SRAM card |  | - | - | - | - | - | - | 3.300 | 3.600 |
|  | ADRSET | - |  | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 | 4.200 | 4.900 |
|  | ZPUSH | - |  | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 | 6.900 | 14.000 |
|  | ZPOP | - |  | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 | 7.500 | 12.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | S.ZCOM | module <br> (Master station side) |  | 29.400 | 91.700 | 29.400 | 91.700 | 29.400 | 91.700 | 20.600 | 55.000 |
|  |  | When mounting CC-Link module (Local station side) |  | 29.500 | 91.600 | 29.500 | 91.600 | 29.500 | 91.600 | 20.600 | 66.100 |
|  |  | When mounting MELSECNET/H, CC-Link IEcontroller network module(Control station side) |  | 79.900 | 214.000 | 79.900 | 214.000 | 79.900 | 214.000 | 102.000 | 180.000 |
|  |  | When mounting <br> MELSECNET/H, <br> CC-Link IEcontroller network module(Normal station side) |  | 79.900 | 214.000 | 79.900 | 214.000 | 79.900 | 214.000 | 29.800 | 102.000 |
|  | S.RTREAD | - |  | 9.200 | 57.700 | 9.200 | 57.700 | 9.200 | 57.700 | 6.700 | 33.500 |
|  | S.RTWRITE | - |  | 10.900 | 67.100 | 10.900 | 67.100 | 10.900 | 67.100 | 8.300 | 26.000 |
|  | UNIRD n1 (D) n2 | $\mathrm{n} 2=1$ |  | 6.000 | 33.100 | 6.000 | 33.100 | 6.000 | 33.100 | 4.000 | 29.100 |
|  |  | $\mathrm{n} 2=16$ |  | 16.500 | 43.600 | 16.500 | 43.600 | 16.500 | 43.600 | 12.500 | 37.600 |
|  | TYPERD |  |  | 48.50 | 141.30 | 43.50 | 139.90 | 43.40 | 139.80 | 32.40 | 134.20 |
|  | TRACE | Start |  | 174.000 | 174.000 | 174.000 | 174.000 | 174.000 | 174.000 | 96.600 | 103.000 |
|  | TRACER | - |  | 5.100 | 15.500 | 5.100 | 15.500 | 5.100 | 15.500 | 3.800 | 13.600 |
|  | RBNOV (S) (D) n | When standard RAM is used | 1 point | - | - | 12.200 | 34.900 | 12.200 | 34.900 | 9.400 | 31.300 |
|  |  |  | 1000 points | - | - | 121.500 | 145.100 | 121.500 | 145.100 | 118.500 | 141.300 |
|  |  | When SRAM card is used | 1 point | - | - | - | - | - | - | 9.400 | 31.400 |
|  |  |  | 1000 points | - | - | - | - | - | - | 178.500 | 201.300 |
|  | SP.FWRITE | - |  | - | - | - | - | - | - | 9.200 | 12.100 |
|  | SP.FREAD | - |  | - | - | - | - | - | - | 489.000 | 544.000 |
|  | SP.DEVST | - |  | - | - | - | - | - | - | 87.000 | 144.000 |
|  | S.DEVLD | - |  | 一 | 一 | - | - | - | - | 127.000 | 140.000 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Multiple <br> CPU <br> dedicated <br> instruction | S.TO n1 n2 n3 n4 (D) | Writing to host CPU shared memory | $\mathrm{n} 4=1$ | 64.600 | 78.100 | 64.600 | 78.100 | 64.600 | 78.100 | 64.600 | 78.100 |
|  |  |  | $\mathrm{n} 4=320$ | 115.000 | 126.000 | 115.000 | 126.000 | 115.000 | 126.000 | 154.000 | 126.000 |
|  | TO n1 n2 (S) n3 | Writing to host CPU shared memory | n3 = 1 | 12.700 | 62.200 | 12.700 | 62.200 | 12.700 | 62.200 | 8.300 | 58.200 |
|  |  |  | n3 $=320$ | 63.500 | 112.300 | 63.500 | 112.300 | 63.500 | 112.300 | 56.200 | 107.800 |
|  | DTO n1 n2 (S) n3 | Writing to host CPU shared memory | n3 = 1 | 13.500 | 62.300 | 13.500 | 62.300 | 13.500 | 62.300 | 8.600 | 58.300 |
|  |  |  | n3 $=320$ | 112.900 | 160.800 | 112.900 | 160.800 | 112.900 | 160.800 | 106.800 | 157.300 |
|  | FROM n1 n2 (D) n3 | Reading from host CPU shared memory | n3 = 1 | 12.100 | 58.700 | 12.100 | 58.700 | 12.100 | 58.700 | 8.400 | 52.600 |
|  |  |  | n3 $=320$ | 56.000 | 101.700 | 56.000 | 101.700 | 56.000 | 101.700 | 51.700 | 96.600 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 24.400 | 82.900 | 24.400 | 82.900 | 24.400 | 82.900 | 16.600 | 37.000 |
|  |  |  | n3 $=320$ | 152.000 | 243.000 | 152.000 | 243.000 | 152.000 | 243.000 | 153.000 | 185.000 |
|  |  |  | n3 $=1000$ | 418.000 | 518.000 | 418.000 | 518.000 | 418.000 | 518.000 | 432.000 | 485.000 |
|  | DFRO n1 n2 (D) n3 | Reading from host CPU shared memory | n3 = 1 | 12.100 | 58.700 | 12.100 | 58.700 | 12.100 | 58.700 | 8.800 | 53.400 |
|  |  |  | n3 $=320$ | 97.400 | 143.700 | 97.400 | 143.700 | 97.400 | 143.700 | 94.900 | 139.600 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 24.800 | 94.200 | 24.800 | 94.200 | 24.800 | 94.200 | 16.600 | 47.300 |
|  |  |  | n3 = 320 | 276.000 | 367.000 | 276.000 | 367.000 | 276.000 | 367.000 | 278.000 | 339.000 |
|  |  |  | n3 $=1000$ | 799.000 | 892.000 | 799.000 | 892.000 | 799.000 | 892.000 | 841.000 | 892.000 |

## Remark

For the instructions for which a rise execution instruction ( $\square \mathrm{P}$ ) is not specified, the processing time is the same as an ON execution instruction.

## Example WORDP instruction and TOP instruction

(b) When using Q03UD(E)JCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU and Q26UD(E)HCPU

| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Sequence instruction | ANB <br> ORB <br> MPS <br> MRD <br> MPP | - | 0.020 |  | 0.0095 |  | 0.0095 |  |
|  | INV | When not executed When executed | 0.020 |  | 0.0095 |  | 0.0095 |  |
|  | MEP MEF | When not executed When executed | 0.020 |  | 0.0095 |  | 0.0095 |  |
|  | $\begin{aligned} & \text { EGP } \\ & \text { EGF } \end{aligned}$ | When not executed | 0.020 |  | 0.0095 |  | 0.0095 |  |
|  | PLS | - | 1.300 | 1.600 | 0.890 | 1.100 | 0.890 | 1.100 |
|  | PLF | - | 1.500 | 1.600 | 0.940 | 1.200 | 0.940 | 1.200 |
|  | FF | When not executed | 0.040 |  | 0.0185 |  | 0.0185 |  |
|  |  | When executed | 1.200 | 1.500 | 0.790 | 0.910 | 0.790 | 0.910 |
|  | DELTA | When not executed | 0.040 |  | 0.0185 |  | 0.0185 |  |
|  |  | When executed | 2.800 | 3.600 | 2.400 | 3.200 | 2.400 | 3.200 |
|  | SFT | When not executed | 0.040 |  | 0.0185 |  | 0.0185 |  |
|  |  | When executed | 1.600 | 3.300 | 1.100 | 2.700 | 1.100 | 2.700 |
|  | MC | - | 0.040 |  | 0.0185 |  | 0.0185 |  |
|  | MCR | - | 0.040 |  | 0.0185 |  | 0.0185 |  |
|  | FEND | Error check performed | 108.000 | 130.000 | 75.800 | 89.300 | 75.800 | 89.300 |
|  | END | No error check performed | 107.000 | 124.000 | 75.800 | 89.800 | 75.800 | 89.800 |
|  | NOP <br> NOPLF <br> PAGE | - | 0.020 |  | 0.0095 |  | 0.0095 |  |





| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
|  | OR\$<= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 4.700 | 7.700 | 4.400 | 7.200 | 4.400 | 7.200 |
|  |  |  | In non-conductive status | 4.600 | 7.600 | 4.400 | 7.100 | 4.400 | 7.100 |
|  | LD\$< | In conductive status |  | 4.800 | 8.100 | 4.500 | 7.500 | 4.500 | 7.500 |
|  |  | In non-conductive status |  | 5.000 | 8.300 | 4.500 | 7.900 | 4.500 | 7.900 |
|  | AND\$< | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 4.500 | 7.100 | 4.000 | 6.600 | 4.000 | 6.600 |
|  |  |  | In non-conductive status | 4.900 | 7.500 | 4.400 | 7.100 | 4.400 | 7.100 |
|  | OR\$< | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.100 | 7.800 | 4.100 | 7.200 | 4.100 | 7.200 |
|  |  |  | In non-conductive status | 5.000 | 8.100 | 4.100 | 7.600 | 4.100 | 7.600 |
|  | LD\$>= | In conductive status |  | 4.800 | 6.700 | 4.500 | 6.200 | 4.500 | 6.200 |
|  |  | In non-conductive status |  | 5.000 | 6.700 | 4.400 | 6.300 | 4.400 | 6.300 |
|  | AND\$>= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 4.400 | 6.800 | 4.100 | 6.300 | 4.100 | 6.300 |
|  |  |  | In non-conductive status | 4.500 | 7.000 | 4.200 | 6.600 | 4.200 | 6.600 |
|  | OR\$>= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.400 | 6.600 | 4.100 | 5.800 | 4.100 | 5.800 |
|  |  |  | In non-conductive status | 5.300 | 6.300 | 4.100 | 5.700 | 4.100 | 5.700 |
|  | BKCMP = (S1) (52) (D) n |  | $\mathrm{n}=1$ | 8.200 | 10.700 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 61.800 | 46.400 | 48.700 | 46.400 | 48.700 |
| Basic instruction | $\text { BKCMP<> (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 8.200 | 10.700 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 59.500 | 63.300 | 45.600 | 50.400 | 45.600 | 50.400 |
|  | $\text { BKCMP> (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 8.200 | 10.800 | 7.500 | 10.100 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 59.500 | 63.400 | 47.700 | 50.500 | 47.700 | 50.500 |
|  | $\mathrm{BKCMP}<=\text { (51) (52) (D) } n$ |  | $\mathrm{n}=1$ | 8.200 | 10.600 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 61.700 | 46.400 | 49.000 | 46.400 | 49.000 |
|  | BKCMP< (51) (52) (D) n |  | $\mathrm{n}=1$ | 8.300 | 10.600 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 59.500 | 63.600 | 47.600 | 50.500 | 47.600 | 50.500 |
|  | $\text { BKCMP>= (S1) (52) (D) } \mathrm{n}$ |  | $\mathrm{n}=1$ | 8.200 | 10.900 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 62.000 | 46.400 | 48.900 | 46.400 | 48.900 |
|  | $\text { DBKCMP = (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | DBKCMP<> (S1) (S2) (D) $n$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\text { DBKCMP> (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\text { DBKCMP<= (S1) (s2) (D) } n$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\text { DBKCMP< (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\text { DBKCMP>= (S1) (S2) (D) } n$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | DB + (S) (D) |  | When executed | 4.900 | 7.000 | 4.600 | 6.400 | 4.600 | 6.400 |
|  | DB + (S1) (32) (D) |  | When executed | 5.200 | 7.300 | 4.800 | 6.700 | 4.800 | 6.700 |
|  | DB - (S) (D) |  | When executed | 4.900 | 6.600 | 4.700 | 6.000 | 4.700 | 6.000 |
|  | DB - (51) (52) (D) |  | When executed | 5.200 | 7.500 | 4.800 | 6.600 | 4.800 | 6.600 |
|  | DB * (S1) (52) (D) |  | When executed | 8.300 | 12.100 | 8.100 | 11.600 | 8.100 | 11.600 |
|  | DB/ (51) (52) (D) |  | When executed | 6.100 | 9.100 | 5.800 | 8.800 | 5.800 | 8.800 |
|  | $E D+(S)$ | Double precision | (S) $=0$, (D) $=0$ | 4.800 | 8.000 | 4.300 | 7.200 | 4.300 | 7.200 |
|  |  |  | (S) $=2^{1023}$, ( $D=2^{1023}$ | 4.800 | 8.000 | 4.300 | 7.200 | 4.300 | 7.200 |
|  | $E D+$ (S1) (S2) (D) | Double precision | (51) $=0$, (52) $=0$ | 5.500 | 9.800 | 4.800 | 9.200 | 4.800 | 9.200 |
|  |  |  | (51) $=2^{1023}$, (52) $=2^{1023}$ | 5.500 | 9.800 | 4.800 | 9.200 | 4.800 | 9.200 |
|  | ED - (S) (D) | Double precision | (S) $=0$, (D) $=0$ | 5.000 | 8.200 | 4.400 | 7.500 | 4.400 | 7.500 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 5.000 | 8.200 | 4.400 | 7.500 | 4.400 | 7.500 |
|  | ED - (51) (52) (D) | $\begin{gathered} \text { Double } \\ \text { preci- } \\ \text { sion } \end{gathered}$ | (51) $=0$, (52) $=0$ | 4.400 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 |
|  |  |  | (51) $=2^{1023}$, (52 $=2^{1023}$ | 4.400 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 |
|  | ED * (51) (52) (D) | Double precision | (51) $=0$, (52) $=0$ | 5.800 | 9.500 | 5.100 | 8.800 | 5.100 | 8.800 |
|  |  |  | (S1) $=2^{1023}$, (S2) $=2^{1023}$ | 5.800 | 9.500 | 5.100 | 8.800 | 5.100 | 8.800 |
|  | ED / (51) (52) (D) | Double precision | (51) $=2^{1023}$, (52) $=2^{1023}$ | 6.600 | 10.600 | 5.900 | 10.000 | 5.900 | 10.000 |
|  | $\mathrm{BK}+\text { (S1) (S2) (D) } \mathrm{n}$ |  | $\mathrm{n}=1$ | 9.100 | 11.200 | 8.500 | 10.600 | 8.500 | 10.600 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 62.900 | 44.600 | 47.000 | 44.600 | 47.000 |
|  | BK - (S1) (S2) (D) n |  | $\mathrm{n}=1$ | 9.700 | 12.000 | 8.900 | 11.300 | 8.900 | 11.300 |
|  |  |  | $\mathrm{n}=96$ | 61.300 | 63.600 | 45.600 | 47.900 | 45.600 | 47.900 |
|  | DBK + (51) (52) (D) n |  | $\mathrm{n}=1$ | 7.000 | 10.700 | 6.450 | 9.950 | 6.450 | 9.950 |
|  |  |  | $\mathrm{n}=96$ | 59.400 | 63.100 | 43.700 | 47.500 | 43.700 | 47.500 |
|  | DBK - (51) (52) (D) n |  | $\mathrm{n}=1$ | 7.000 | 10.700 | 6.450 | 9.950 | 6.450 | 9.950 |
|  |  |  | $\mathrm{n}=96$ | 59.400 | 63.100 | 43.700 | 47.500 | 43.700 | 47.500 |
|  | \$ + (S) (D) |  | - | 8.800 | 14.600 | 8.100 | 13.900 | 8.100 | 13.900 |
|  | \$ + (51) (52) (D) |  | - | 7.300 | 11.100 | 6.500 | 10.300 | 6.500 | 10.300 |
|  | FLTD | Double precision | (S) $=0$ | 2.300 | 5.000 | 1.800 | 4.700 | 1.800 | 4.700 |
|  |  |  | (S) $=7 \mathrm{FFFH}$ | 2.500 | 5.200 | 2.200 | 4.800 | 2.200 | 4.800 |
|  | DFLTD | Double precision | (S) $=0$ | 2.400 | 5.200 | 2.000 | 4.900 | 2.000 | 4.900 |
|  |  |  | (S) $=7 \mathrm{FFFFFFFH}$ | 2.700 | 5.400 | 2.300 | 5.100 | 2.300 | 5.100 |
|  | INTD | Double precision | (S) $=0$ | 2.700 | 4.100 | 2.200 | 4.100 | 2.200 | 4.100 |
|  |  |  | (S) $=32766.5$ | 3.700 | 5.900 | 3.200 | 5.600 | 3.200 | 5.600 |
|  | DINTD | Double precision | (S) $=0$ | 2.600 | 3.900 | 2.200 | 3.400 | 2.200 | 3.400 |
|  |  |  | (S) $=1234567890.3$ | 3.400 | 5.600 | 3.000 | 5.100 | 3.000 | 5.100 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | DBL | When executed | 2.700 | 3.400 | 2.300 | 2.700 | 2.300 | 2.700 |
|  | WORD | When executed | 2.900 | 4.300 | 2.600 | 3.600 | 2.600 | 3.600 |
|  | GRY | When executed | 2.700 | 3.900 | 2.300 | 3.400 | 2.300 | 3.400 |
|  | DGRY | When executed | 2.900 | 3.500 | 2.500 | 3.000 | 2.500 | 3.000 |
|  | GBIN | When executed | 4.000 | 4.800 | 3.800 | 4.300 | 3.800 | 4.300 |
|  | DGBIN | When executed | 5.500 | 6.100 | 5.000 | 5.900 | 5.000 | 5.900 |
|  | NEG | When executed | 2.400 | 3.900 | 2.000 | 3.300 | 2.000 | 3.300 |
|  | DNEG | When executed | 2.500 | 3.700 | 2.500 | 3.300 | 2.500 | 3.300 |
|  | ENEG | Floating point $=0$ | 2.500 | 3.300 | 2.300 | 2.800 | 2.300 | 2.800 |
|  | ENEG | Floating point $=-1.0$ | 2.700 | 4.500 | 2.500 | 3.900 | 2.500 | 3.900 |
|  | EDNEG | Floating point $=0$ | 2.200 | 3.500 | 1.800 | 3.100 | 1.800 | 3.100 |
|  | EDNEG | Floating point $=-1.0$ | 2.400 | 3.500 | 1.900 | 3.000 | 1.900 | 3.000 |
|  |  | $\mathrm{n}=1$ | 6.600 | 8.900 | 5.900 | 8.200 | 5.900 | 8.200 |
|  | BKBCD (S) (D) n | $\mathrm{n}=96$ | 71.300 | 74.100 | 61.000 | 63.400 | 61.000 | 63.400 |
|  |  | $\mathrm{n}=1$ | 6.500 | 9.800 | 5.600 | 9.300 | 5.600 | 9.300 |
|  | BKBIN (S) (D) $n$ | $\mathrm{n}=96$ | 56.300 | 59.500 | 49.200 | 52.500 | 49.200 | 52.500 |
|  | ECON | - | 2.600 | 5.400 | 2.100 | 4.500 | 2.100 | 4.500 |
|  | EDCON | - | 2.800 | 5.400 | 2.500 | 5.400 | 2.500 | 5.400 |
|  | EDMOV | - | 2.300 | 5.500 | 1.700 | 5.000 | 1.700 | 5.000 |
|  | \$MOV | Character string to be transferred $=0$ | 4.000 | 6.300 | 3.400 | 5.600 | 3.400 | 5.600 |
|  | \$MOV | Character string to be transferred $=32$ | 14.600 | 16.500 | 11.400 | 13.300 | 11.400 | 13.300 |
|  |  | $\mathrm{n}=1$ | 6.200 | 7.900 | 5.500 | 7.300 | 5.500 | 7.300 |
|  | BXCH (11) (12) n | $\mathrm{n}=96$ | 67.000 | 68.800 | 47.300 | 49.300 | 47.300 | 49.300 |
|  | SWAP | - | 2.400 | 2.700 | 1.900 | 2.200 | 1.900 | 2.200 |
|  | GOEND | - | 0.500 |  | 0.500 |  | 0.500 |  |
|  | DI | - | 1.800 | 2.200 | 1.500 | 1.800 | 1.500 | 1.800 |
|  | EI | - | 3.100 | 3.800 | 3.000 | 3.300 | 3.000 | 3.300 |
|  | IMASK | - | 9.800 | 13.300 | 7.200 | 10.500 | 7.200 | 10.500 |
|  | IRET | - | 1.000 |  | 1.000 |  | 1.000 |  |
|  | RSF X n | $\mathrm{n}=1$ | 4.200 | 5.900 | 3.700 | 5.600 | 3.700 | 5.600 |
|  |  | $\mathrm{n}=96$ | 11.400 | 13.800 | 10.700 | 12.400 | 10.700 | 12.400 |
|  | RSF Y $n$ | $\mathrm{n}=1$ | 3.800 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 |
|  |  | $\mathrm{n}=96$ | 8.500 | 9.500 | 8.100 | 8.900 | 8.100 | 8.900 |
|  | UDCNT1 | - | 0.900 | 1.500 | 0.500 | 0.983 | 0.500 | 0.983 |
|  | UDCNT2 | - | 0.900 | 1.700 | 0.600 | 1.300 | 0.600 | 1.300 |
|  | TTMR | - | 3.900 | 6.100 | 3.400 | 5.400 | 3.400 | 5.400 |
|  | STMR | - | 6.800 | 13.500 | 5.800 | 12.500 | 5.800 | 12.500 |
|  | ROTC | - | 9.000 | 10.500 | 8.000 | 9.400 | 8.000 | 9.400 |
|  | RAMP | - | 5.900 | 8.800 | 5.200 | 8.400 | 5.200 | 8.400 |
|  | SPD | - | 0.900 | 1.900 | 0.500 | 1.400 | 0.500 | 1.400 |
|  | PLSY | - | 1.900 | 2.200 | 1.500 | 1.800 | 1.500 | 1.800 |
|  | PWM | - | 1.200 | 1.600 | 0.900 | 1.200 | 0.900 | 1.200 |
|  | MTR | - | 10.400 | 19.800 | 9.400 | 10.000 | 9.400 | 10.000 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | BKAND (51) (52) (D) n |  | $\mathrm{n}=1$ | 9.000 | 11.700 | 8.300 | 11.000 | 8.300 | 11.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 63.100 | 43.800 | 47.300 | 43.800 | 47.300 |
|  | BKOR (51) (32) (D) n |  | $\mathrm{n}=1$ | 7.700 | 10.000 | 7.700 | 9.500 | 7.700 | 9.500 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 61.900 | 44.300 | 45.800 | 44.300 | 45.800 |
|  | BKXOR (51) (52) (D) n |  | $\mathrm{n}=1$ | 7.800 | 10.100 | 7.300 | 9.200 | 7.300 | 9.200 |
|  |  |  | $\mathrm{n}=96$ | 57.300 | 61.500 | 43.800 | 45.800 | 43.800 | 45.800 |
|  | BKXNR (31) (2) (D) n |  | $\mathrm{n}=1$ | 7.800 | 9.600 | 7.600 | 8.900 | 7.600 | 8.900 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 61.400 | 43.900 | 45.300 | 43.900 | 45.300 |
|  | BSFR (D) n |  | $\mathrm{n}=1$ | 3.700 | 5.400 | 3.200 | 4.800 | 3.200 | 4.800 |
|  |  |  | $\mathrm{n}=96$ | 6.900 | 9.000 | 5.800 | 7.700 | 5.800 | 7.700 |
|  | BSFL (D) $n$ |  | $\mathrm{n}=1$ | 4.100 | 5.900 | 3.400 | 5.100 | 3.400 | 5.100 |
|  |  |  | $\mathrm{n}=96$ | 7.100 | 9.100 | 6.000 | 7.900 | 6.000 | 7.900 |
|  | SFTBR (D) n 1 n 2 | n1 = | $16 / \mathrm{n} 2=1$ | 7.950 | 17.500 | 7.600 | 16.900 | 7.600 | 16.900 |
|  |  | $\mathrm{n} 1=$ | $16 / n 2=15$ | 7.950 | 17.500 | 7.550 | 16.900 | 7.550 | 16.900 |
|  | SFTBL (D) n 1 n 2 | n1 = | $16 / \mathrm{n} 2=1$ | 7.950 | 17.900 | 7.500 | 17.400 | 7.500 | 17.400 |
|  |  | $\mathrm{n} 1=$ | $16 / n 2=15$ | 7.900 | 17.800 | 7.500 | 17.300 | 7.500 | 17.300 |
|  | SFTWR (D) n 1 n 2 | n1 = | $16 / \mathrm{n} 2=1$ | 5.950 | 10.600 | 4.600 | 8.700 | 4.600 | 8.700 |
|  |  | $\mathrm{n} 1=$ | $16 / \mathrm{n} 2=15$ | 5.900 | 10.600 | 4.600 | 8.700 | 4.600 | 8.700 |
|  | SFTWL (D) n 1 n 2 | n 1 = | $16 / n 2=1$ | 5.950 | 10.700 | 4.550 | 8.700 | 4.550 | 8.700 |
|  |  | $\mathrm{n} 1=$ | $16 / \mathrm{n} 2=15$ | 5.950 | 10.700 | 4.600 | 8.800 | 4.600 | 8.800 |
|  | BSET (D) $n$ |  | $\mathrm{n}=1$ | 3.000 | 3.400 | 2.500 | 2.800 | 2.500 | 2.800 |
|  |  |  | $\mathrm{n}=15$ | 3.000 | 3.500 | 2.500 | 2.800 | 2.500 | 2.800 |
|  | BRST (D) n |  | $\mathrm{n}=1$ | 3.000 | 3.400 | 2.600 | 2.800 | 2.600 | 2.800 |
|  |  |  | $\mathrm{n}=15$ | 3.000 | 3.400 | 2.500 | 2.800 | 2.500 | 2.800 |
|  | TEST | Whe | n executed | 4.400 | 5.300 | 3.700 | 4.700 | 3.700 | 4.700 |
|  | DTEST | Whe | n executed | 4.500 | 5.400 | 3.900 | 4.800 | 3.900 | 4.800 |
|  | BKRST (D) n |  | $\mathrm{n}=1$ | 4.300 | 4.600 | 3.700 | 4.100 | 3.700 | 4.100 |
|  |  |  | $\mathrm{n}=96$ | 6.000 | 6.800 | 5.100 | 6.000 | 5.100 | 6.000 |
|  | SER (S1) (32) ${ }^{\text {( }} \mathrm{n}$ | $\mathrm{n}=1$ | All match | 4.900 | 5.300 | 4.200 | 4.600 | 4.200 | 4.600 |
|  |  |  | None match | 5.000 | 5.300 | 4.200 | 4.600 | 4.200 | 4.600 |
|  |  | $\mathrm{n}=$ | All match | 32.300 | 32.900 | 25.900 | 26.300 | 25.900 | 26.300 |
|  |  | 96 | None match | 32.400 | 32.900 | 25.900 | 26.300 | 25.900 | 26.300 |
|  | DSER (51) (2) (D) n | $\mathrm{n}=1$ | All match | 6.100 | 6.500 | 5.400 | 5.700 | 5.400 | 5.700 |
|  |  |  | None match | 6.200 | 6.600 | 5.500 | 5.900 | 5.500 | 5.900 |
|  |  | $\mathrm{n}=$ | All match | 52.800 | 54.200 | 41.200 | 41.800 | 41.200 | 41.800 |
|  |  | 96 | None match | 52.800 | 54.200 | 41.200 | 41.800 | 41.200 | 41.800 |
|  | DSUM (S) ( |  | (S) $=0$ | 3.700 | 4.100 | 3.300 | 3.600 | 3.300 | 3.600 |
|  |  | (5) $=$ | FFFFFFFFF | 3.800 | 4.100 | 3.200 | 3.700 | 3.200 | 3.700 |
|  | DECO (S) (D) $n$ |  | $\mathrm{n}=2$ | 6.000 | 7.500 | 5.300 | 6.900 | 5.300 | 6.900 |
|  |  |  | $\mathrm{n}=8$ | 8.100 | 9.300 | 6.800 | 7.800 | 6.800 | 7.800 |
|  | ENCO (S) (D) $n$ | $n=2$ | $\mathrm{M} 1=\mathrm{ON}$ | 5.300 | 5.700 | 4.700 | 5.100 | 4.700 | 5.100 |
|  |  | $\mathrm{n}=2$ | $\mathrm{M} 4=\mathrm{ON}$ | 5.200 | 5.700 | 4.600 | 5.000 | 4.600 | 5.000 |
|  |  | $\mathrm{n}=8$ | $\mathrm{M} 1=\mathrm{ON}$ | 10.400 | 11.400 | 9.000 | 10.000 | 9.000 | 10.000 |
|  |  |  | M256 = ON | 5.700 | 6.800 | 5.100 | 6.100 | 5.100 | 6.100 |



| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | $\begin{aligned} & \mathrm{COM} \\ & \mathrm{CCOM} \end{aligned}$ | When selecting I/O refresh only | 12.800 | 29.100 | 12.400 | 28.600 | 12.400 | 28.600 |
|  |  | When selecting CC-Link refresh only (Master station side) | 16.000 | 39.500 | 15.500 | 39.100 | 15.500 | 39.100 |
|  |  | When selecting CC-Link refresh only (Local station side) | 16.100 | 39.500 | 15.500 | 39.100 | 15.500 | 39.100 |
|  |  | When selecting MELSECNET/H refresh only (Control station side) | 34.700 | 70.400 | 34.400 | 69.800 | 34.400 | 69.800 |
|  |  | When selecting MELSECNET/H refresh only (Normal station side) | 34.700 | 70.400 | 34.400 | 69.800 | 34.400 | 69.800 |
|  |  | When selecting intelli auto refresh only | 12.800 | 33.200 | 12.800 | 33.200 | 12.800 | 33.200 |
|  |  | When selecting I/O outside the group only (Input only) | 7.900 | 21.100 | 7.700 | 20.700 | 7.700 | 20.700 |
|  |  | When selecting I/O outside the group only (Output only) | 16.900 | 44.800 | 16.500 | 44.200 | 16.500 | 44.200 |
|  |  | When selecting I/O outside the group only (Both I/O) | 22.600 | 52.600 | 22.400 | 52.600 | 22.400 | 52.600 |
|  |  | When selecting refresh of multiple CPU high speed transmission area only | 13.000 | 33.800 | 12.700 | 33.200 | 12.700 | 33.200 |
|  |  | When selecting communication with peripheral device | 7.250 | 18.800 | 7.100 | 18.500 | 7.100 | 18.500 |
|  | FIFW | Number of data points $=0$ | 3.700 | 5.300 | 3.200 | 4.600 | 3.200 | 4.600 |
|  |  | Number of data points $=96$ | 3.800 | 4.400 | 3.300 | 3.800 | 3.300 | 3.800 |
|  | FIFR | Number of data points $=0$ | 4.300 | 5.000 | 3.800 | 4.400 | 3.800 | 4.400 |
|  |  | Number of data points $=96$ | 33.500 | 35.500 | 24.800 | 25.700 | 24.800 | 25.700 |
|  | FPOP | Number of data points $=0$ | 4.300 | 5.900 | 3.800 | 5.300 | 3.800 | 5.300 |
|  |  | Number of data points $=96$ | 4.300 | 5.900 | 3.700 | 5.400 | 3.700 | 5.400 |
|  | FINS | Number of data points $=0$ | 4.800 | 5.900 | 3.700 | 5.300 | 3.700 | 5.300 |
|  |  | Number of data points $=96$ | 4.300 | 5.900 | 3.700 | 5.300 | 3.700 | 5.300 |
|  | FDEL | Number of data points $=0$ | 4.900 | 6.500 | 4.200 | 5.800 | 4.200 | 5.800 |
|  |  | Number of data points $=96$ | 34.200 | 35.900 | 25.400 | 25.900 | 25.400 | 25.900 |
|  | FROM n1 n2 (D) n3 | n3 = 1 | 10.800 | 24.100 | 10.700 | 23.600 | 10.700 | 23.600 |
|  |  | $\mathrm{n} 3=1000$ | 392.600 | 413.300 | 390.900 | 410.200 | 390.900 | 410.200 |
|  | DFRO n1 n2 (D) n3 | n3 = 1 | 13.600 | 27.700 | 12.600 | 26.700 | 12.600 | 26.700 |
|  |  | $\mathrm{n} 3=500$ | 392.600 | 413.300 | 390.900 | 410.200 | 390.900 | 410.200 |
|  | TO n1 n2 (S) n3 | n3 = 1 | 10.200 | 21.900 | 9.600 | 21.300 | 9.600 | 21.300 |
|  |  | $\mathrm{n} 3=1000$ | 373.700 | 394.100 | 372.500 | 390.800 | 372.500 | 390.800 |
|  | DTO n1 n2 © n3 | n3 = 1 | 13.000 | 26.700 | 12.000 | 25.700 | 12.000 | 25.700 |
|  |  | $\mathrm{n} 3=500$ | 373.700 | 394.100 | 372.500 | 390.800 | 372.500 | 390.800 |
|  | LEDR | No display $\rightarrow$ no display | 2.400 | 2.600 | 1.900 | 2.000 | 1.900 | 2.000 |
|  |  | LED instruction execution $\rightarrow$ no display | 28.100 | 39.400 | 24.400 | 35.800 | 24.400 | 35.800 |
|  | BINDA (S) (D) | (S) $=1$ | 4.900 | 6.500 | 4.300 | 5.600 | 4.300 | 5.600 |
|  |  | (S) $=-32768$ | 7.200 | 8.700 | 6.500 | 8.000 | 6.500 | 8.000 |
|  | DBINDA (S) (D) | (S) $=1$ | 5.700 | 7.100 | 4.900 | 6.300 | 4.900 | 6.300 |
|  |  | (S) $=-2147483648$ | 10.400 | 12.000 | 9.600 | 11.000 | 9.600 | 11.000 |




| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction |  | Single | (S) $=-10$ | 4.000 | 6.100 | 3.800 | 5.500 | 3.800 | 5.500 |
|  |  | precision | (S) $=1$ | 4.000 | 6.100 | 3.800 | 5.600 | 3.800 | 5.600 |
|  |  | Double | (S) $=-10$ | 8.700 | 13.900 | 8.200 | 13.500 | 8.200 | 13.500 |
|  |  | precision | (S) $=1$ | 8.400 | 13.600 | 8.000 | 13.200 | 8.000 | 13.200 |
|  |  | Single | (S) $=1$ | 4.100 | 6.900 | 3.800 | 6.400 | 3.800 | 6.400 |
|  |  | precision | (S) $=10$ | 5.600 | 8.200 | 5.200 | 7.700 | 5.200 | 7.700 |
|  |  | Double | (S) $=1$ | 8.100 | 13.000 | 7.700 | 12.500 | 7.700 | 12.500 |
|  |  | precision | (S) $=10$ | 9.700 | 14.800 | 9.200 | 14.300 | 9.200 | 14.300 |
|  | RND |  | - | 1.200 | 2.300 | 0.800 | 1.800 | 0.800 | 1.800 |
|  | SRND |  | - | 1.400 | 2.400 | 1.100 | 2.000 | 1.100 | 2.000 |
|  |  |  | (S) $=0$ | 1.800 | 3.300 | 1.600 | 2.800 | 1.600 | 2.800 |
|  | QR |  | $=9999$ | 5.100 | 8.800 | 5.100 | 8.000 | 5.100 | 8.000 |
|  |  |  | (S) $=0$ | 1.900 | 3.400 | 1.500 | 3.000 | 1.500 | 3.000 |
|  | BDSQR |  | 99999999 | 7.500 | 10.200 | 7.500 | 9.900 | 7.500 | 9.900 |
|  | BSIN |  | - | 8.600 | 15.100 | 8.100 | 14.500 | 8.100 | 14.500 |
|  | BCOS |  | - | 7.800 | 14.400 | 7.800 | 13.700 | 7.800 | 13.700 |
|  | BTAN |  | - | 9.000 | 13.800 | 9.000 | 13.300 | 9.000 | 13.300 |
|  | BASIN |  | - | 10.600 | 13.400 | 10.100 | 12.800 | 10.100 | 12.800 |
|  | BACOS |  | - | 11.600 | 14.400 | 11.100 | 14.100 | 11.100 | 14.100 |
|  | BATAN |  | - | 9.800 | 11.700 | 9.100 | 10.900 | 9.100 | 10.900 |
|  | POW (51) (52) (D) | Single precision | $\begin{aligned} & \text { (S1) }=12.3 \mathrm{E}+5 \\ & \text { (S2) }=3.45 \mathrm{E}+0 \end{aligned}$ | 8.750 | 11.400 | 8.400 | 10.900 | 8.400 | 10.900 |
|  | POWD (51) (52) (D) | Double precision | $\begin{aligned} & \text { (51) }=12.3 \mathrm{E}+5 \\ & \text { (32) }=3.45 \mathrm{E}+0 \end{aligned}$ |  |  |  |  |  |  |
|  | LOG10 | Single precision |  | 18.600 | 27.200 | 18.200 | 26.500 | 18.200 | 26.500 |
|  | LOG10D | Double precision |  |  |  |  |  |  |  |
|  | LIMIT | - |  | 5.900 | 8.550 | 5.700 | 8.050 | 5.700 | 8.050 |
|  | DLIMIT | - |  | 11.500 | 19.400 | 11.100 | 18.600 | 11.100 | 18.600 |
|  | BAND | - |  | 2.800 | 3.100 | 2.400 | 2.700 | 2.400 | 2.700 |
|  | DBAND | - |  | 3.200 | 3.500 | 2.800 | 3.000 | 2.800 | 3.000 |
|  | ZONE | - |  | 3.000 | 4.300 | 2.700 | 3.800 | 2.700 | 3.800 |
|  | DZONE | - |  | 3.600 | 5.100 | 3.300 | 4.600 | 3.300 | 4.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | SCL (51) (2) (D) | $\begin{aligned} & \text { SM750 } \\ & =\mathrm{ON} \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 13.200 | 23.600 | 12.300 | 22.500 | 12.300 | 22.500 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.300 | 23.600 | 12.600 | 22.700 | 12.600 | 22.700 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 12.000 | 23.100 | 11.400 | 22.200 | 11.400 | 22.200 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { S1 }< \\ \text { Point No. } 10 \end{gathered}$ | 14.100 | 25.300 | 12.800 | 23.900 | 12.800 | 23.900 |
|  | DSCL (51) (22) (D) | $\begin{aligned} & \text { SM750 } \\ & =\text { ON } \end{aligned}$ | $\begin{gathered} \text { Point No. } 1 \\ <(\text { S1 }< \\ \text { Point No. } 2 \end{gathered}$ | 12.800 | 23.800 | 11.900 | 23.000 | 11.900 | 23.000 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (51) }< \\ \text { Point No. } 10 \end{gathered}$ | 12.900 | 23.900 | 12.100 | 23.000 | 12.100 | 23.000 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | $\begin{gathered} \text { Point No. } 1 \\ <(\text { S1 }< \\ \text { Point No. } 2 \end{gathered}$ | 11.500 | 22.400 | 10.900 | 21.500 | 10.900 | 21.500 |
|  |  |  | $\begin{aligned} & \text { Point No. } 9 \\ & <\text { (S1) }< \\ & \text { Point No. } 10 \end{aligned}$ | 13.800 | 24.900 | 12.700 | 23.600 | 12.700 | 23.600 |
|  | SCL2 (51) (22) (0) | $\begin{aligned} & \text { SM750 } \\ & =\mathrm{ON} \end{aligned}$ | $\begin{gathered} \hline \text { Point No. } 1 \\ <\text { (S1) }< \\ \text { Point No. } 2 \end{gathered}$ | 12.700 | 24.200 | 11.900 | 23.300 | 11.900 | 23.300 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 12.900 | 24.600 | 12.100 | 23.300 | 12.100 | 23.300 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | $\begin{gathered} \text { Point No. } 1 \\ <\text { (51) }< \\ \text { Point No. } 2 \end{gathered}$ | 12.300 | 23.400 | 11.500 | 22.600 | 11.500 | 22.600 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.700 | 25.000 | 12.600 | 23.900 | 12.600 | 23.900 |
|  | DSCL2 (31) (32) (D) | $\begin{aligned} & \text { SM750 } \\ & =\text { ON } \end{aligned}$ | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 12.600 | 23.800 | 11.800 | 22.900 | 11.800 | 22.900 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.000 | 23.900 | 12.200 | 22.800 | 12.200 | 22.800 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 11.500 | 22.400 | 11.000 | 21.400 | 11.000 | 21.400 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.900 | 24.900 | 12.800 | 23.600 | 12.800 | 23.600 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
|  | ANDDT<> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In nonconductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In nonconductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT<> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In nonconductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDDT> | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 |
| Application |  |  | In nonconductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 |
| instruction |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In nonconductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In nonconductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In nonconductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In nonconductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | LDDT<= | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In nonconductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In nonconductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT<= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In nonconductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In nonconductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT<= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In nonconductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDDT< | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In nonconductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In nonconductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT< | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In nonconductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In nonconductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT< | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In nonconductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | LDDT>= | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In nonconductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In nonconductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT>= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In nonconductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In nonconductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT>= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In nonconductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDTM= | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In nonconductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM $=$ | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In nonconductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In nonconductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | LDTM<> | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In nonconductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM<> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In nonconductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In nonconductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM<> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  |  | In nonconductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |
|  | LDTM> | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In nonconductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In nonconductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In nonconductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  |  | In nonconductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
|  | LDTM<= | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In nonconductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM<= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In nonconductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In nonconductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM<= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  |  | In nonconductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 |
| instruction | LDTM< | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In nonconductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM< | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | ORTM< | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)HCPU } \end{gathered}$ |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | LDTM< | Comparison of specified ciock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In nonconductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In nonconductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM< | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | ORTM< | When not executed |  | 0.480 |  | 0.320 |  | 0.240 |  |
|  |  | Comparison of specified ciock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  |  | In nonconductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current ciock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In nonconductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | S.DATERD |  | - | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 |
|  | S.DATE + | No digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 |
|  |  | Digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 |
|  | S.DATE - | No digit increase |  | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 |
|  |  | Digit increase |  | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 |
|  | PSTOP | - |  | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 |
|  | POFF | - |  | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 |
|  | PSCAN | - |  | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 |
|  | WDT | - |  | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 |
|  | DUTY | - |  | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 |
|  | TIMCHK | - |  | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 |
|  | ZRRDB | File register of standard RAM |  | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 |
|  |  | File register of SRAM card |  | - | - | - | - | - | - |
|  | ZRWRB | File register of standard RAM |  | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 |
|  |  | File register of SRAM card |  | - | - | - | - | - | - |
|  | ADRSET | - |  | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 |
|  | ZPUSH | - |  | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 |
|  | ZPOP | - |  | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)HCPU } \end{gathered}$ |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | S.ZCOM | When mounting CC-Link module <br> (Master station side) |  | 19.600 | 26.500 | 19.300 | 26.000 | 19.300 | 26.000 |
|  |  | When mounting CC-Link <br> module <br> (Local station side) |  | 19.600 | 26.500 | 19.100 | 26.200 | 19.100 | 26.200 |
|  |  | When mounting MELSECNET/H, CC-Link IEcontroller network module(Control station side) |  | 53.500 | 73.500 | 53.000 | 72.700 | 53.000 | 72.700 |
|  |  | When mounting MELSECNET/H, CC-Link IEcontroller network module(Normal station side) |  | 29.800 | 41.200 | 29.800 | 40.600 | 29.800 | 40.600 |
|  | S.RTREAD | - |  | 5.900 | 11.000 | 5.400 | 10.500 | 5.400 | 10.500 |
|  | S.RTWRITE | - |  | 6.700 | 11.100 | 6.000 | 10.400 | 6.000 | 10.400 |
|  | UNIRD n1 (D) n2 | n2 = 1 |  | 4.000 | 8.400 | 3.700 | 8.000 | 3.700 | 8.000 |
|  |  | $\mathrm{n} 2=16$ |  | 12.500 | 17.000 | 12.200 | 16.600 | 12.200 | 16.600 |
|  | TYPERD |  |  | 29.800 | 53.000 | 29.500 | 52.300 | 29.500 | 52.300 |
|  | TRACE | Start |  | 46.600 | 48.300 | 43.800 | 44.700 | 43.800 | 44.700 |
|  | TRACER | - |  | 3.300 | 6.800 | 2.600 | 6.000 | 2.600 | 6.000 |
|  | RBNOV (S) (D) $n$ | When standard RAM is used | 1 point | 11.300 | 16.800 | 9.200 | 15.100 | 9.200 | 15.100 |
|  |  |  | $\begin{gathered} 1000 \\ \text { points } \end{gathered}$ | 120.700 | 127.100 | 61.000 | 68.600 | 61.000 | 68.600 |
|  |  | When SRAM card is used | 1 point | 11.200 | 16.700 | 9.400 | $15 . .600$ | 9.400 | 15.600 |
|  |  |  | $1000$ <br> points | 180.700 | 187.100 | 165.000 | 172.600 | 165.000 | 172.600 |
|  | SP.FWRITE | - |  | 6.700 | 11.100 | 6.000 | 10.400 | 6.000 | 10.400 |
|  | SP.FREAD | - |  | 5.900 | 11.000 | 5.400 | 10.500 | 5.400 | 10.500 |
|  | SP.DEVST | - |  | 4.500 | 36.500 | 4.000 | 34.500 | 4.000 | 34.500 |
|  | S.DEVLD | - |  | 11.000 | 17.800 | 10.000 | 17.000 | 10.000 | 17.000 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | Q04/Q06UD(E)HCPU |  | Q10/Q13/Q20/ Q26UD(E)HCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| Multiple <br> CPU <br> dedicated <br> instruction | S.TO n1 n2 n3 n4 (D) | Writing to host CPU shared memory | $\mathrm{n} 4=1$ | 34.700 | 34.900 | 33.500 | 34.400 | 33.500 | 34.400 |
|  |  |  | $\mathrm{n} 4=320$ | 85.900 | 87.600 | 75.200 | 75.500 | 75.200 | 75.500 |
|  | TO n1 n2 (S) n3 | Writing to host CPU shared memory | n3 = 1 | 4.700 | 23.800 | 5.200 | 23.300 | 5.200 | 23.300 |
|  |  |  | n3 $=320$ | 57.500 | 76.200 | 47.100 | 64.500 | 47.100 | 64.500 |
|  | DTO n1 n2 (S) n3 | Writing to host CPU shared memory | n3 = 1 | 5.300 | 23.800 | 5.800 | 23.300 | 5.800 | 23.300 |
|  |  |  | n3 $=320$ | 111.300 | 128.400 | 91.500 | 108.500 | 91.500 | 108.500 |
|  | FROM n1 n2 (D) n3 | Reading from host CPU shared memory | $\mathrm{n} 3=1$ | 5.000 | 23.800 | 4.300 | 23.300 | 4.300 | 23.300 |
|  |  |  | n3 $=320$ | 51.400 | 65.600 | 44.400 | 60.700 | 44.400 | 60.700 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 11.600 | 17.700 | 10.600 | 13.900 | 10.600 | 13.900 |
|  |  |  | n3 $=320$ | 142.000 | 160.000 | 142.000 | 149.000 | 142.000 | 149.000 |
|  |  |  | n3 $=1000$ | 431.000 | 463.000 | 422.000 | 448.000 | 422.000 | 448.000 |
|  | DFRO n1 n2 (D) n3 | Reading from host CPU shared memory | n3 = 1 | 5.200 | 23.800 | 5.600 | 23.300 | 5.600 | 23.300 |
|  |  |  | n3 $=320$ | 96.400 | 113.200 | 83.600 | 100.800 | 83.600 | 100.800 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 12.900 | 20.800 | 12.200 | 17.100 | 12.200 | 17.100 |
|  |  |  | n3 $=320$ | 277.000 | 299.000 | 274.000 | 291.000 | 274.000 | 291.000 |
|  |  |  | n3 $=1000$ | 838.000 | 860.000 | 835.000 | 857.000 | 835.000 | 857.000 |
| Multiple CPU highspeed transmission dedicated instruction | D.DDWR n (51) (52) (11) (12) | Writes devices to another CPU. | $\mathrm{n}=1$ | 34.700 | 34.900 | 33.500 | 34.400 | 33.500 | 34.400 |
|  |  |  | $\mathrm{n}=16$ | 85.900 | 87.600 | 75.200 | 75.500 | 75.200 | 75.500 |
|  |  |  | $\mathrm{n}=96$ | 5.600 | 10.200 | 3.300 | 9.900 | 3.300 | 9.900 |
|  | DP.DDWR n (51) (52) (11) (12) |  | $\mathrm{n}=1$ | 36.700 | 42.400 | 34.300 | 39.200 | 34.300 | 39.200 |
|  |  |  | $\mathrm{n}=16$ | 5.000 | 12.100 | 3.100 | 10.500 | 3.100 | 10.500 |
|  |  |  | $\mathrm{n}=96$ | 59.100 | 66.800 | 55.300 | 65.100 | 55.300 | 65.100 |
|  |  | Reads devices from another CPU. | $\mathrm{n}=1$ | 3.300 | 12.700 | 2.400 | 9.600 | 2.400 | 9.600 |
|  | D.DDRD n (51) (52) (11) (12) |  | $\mathrm{n}=16$ | 50.900 | 64.400 | 45.200 | 48.200 | 45.200 | 48.200 |
|  |  |  | $\mathrm{n}=96$ | 11.600 | 17.700 | 10.600 | 13.900 | 10.600 | 13.900 |
|  | DP.DDRD n (51) (52) (11) (12) |  | $\mathrm{n}=1$ | 142.000 | 160.000 | 142.000 | 149.000 | 142.000 | 149.000 |
|  |  |  | $\mathrm{n}=16$ | 431.000 | 463.000 | 422.000 | 448.000 | 422.000 | 448.000 |
|  |  |  | $\mathrm{n}=96$ | 6.700 | 12.600 | 2.800 | 9.900 | 2.800 | 9.900 |

## Remark

the instructions for which a rise execution instruction ( $\square \mathrm{P}$ ) is not specified, the processing time is the same as an ONecution instruction.
Example WORDP instruction and TOP instruction
(2) Table of the time to be added when file register, module access device or link direct device is used
(a) When using Q00UJCPU, Q00UCPUI, Q01UCPU and Q02UCPU

| Device name |  | data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU | Q01UCPU | Q02UCPU |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Destination |  | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Word | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Double word | Source | 0.100 | 0.100 | 0.100 | 0.200 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.200 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Word | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.440 |
|  |  |  | Destination | - | - | - | 0.380 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Word | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Double word | Source | - | - | - | 0.320 |
|  |  |  | Destination | - | - | - | 0.300 |
| File register (ZR) | When standard RAM is used | Bit | Source | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  | Word | Source | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  | Double word | Source | 0.120 | 0.120 | 0.120 | 0.220 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.220 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.240 |
|  |  |  | Destination | - | - | - | 0.200 |
|  |  | Word | Source | - | - | - | 0.240 |
|  |  |  | Destination | - | - | - | 0.200 |
|  |  | Double word | Source | - | - | - | 0.460 |
|  |  |  | Destination | - | - | - | 0.400 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.180 |
|  |  |  | Destination | - | - | - | 0.160 |
|  |  | Word | Source | - | - | - | 0.180 |
|  |  |  | Destination | - | - | - | 0.160 |
|  |  | Double word | Source | - | - | - | 0.340 |
|  |  |  | Destination | - | - | - | 0.320 |
| Module access device <br> (UnlG $\square$, U3EnIG0 to G4095) |  | Bit | Source | - | - | - | 12.000 |
|  |  | Destination | - | - | - | 17.300 |
|  |  | Word | Source | - | - | - | 9.700 |
|  |  | Destination | - | - | - | 33.000 |
|  |  | Double word | Source | - | - | - | 24.200 |
|  |  | Destination | - | - | - | 34.800 |
| Link direct device (Jn\} \square  )  |  |  | Bit | Source | - | - | - | 32.900 |
|  |  | Destination |  | - | - | - | 67.300 |
|  |  | Word | Source | - | - | - | 37.200 |
|  |  | Destination | - | - | - | 37.000 |
|  |  | Double word | Source | - | - | - | 39.500 |
|  |  | Destination | - | - | - | 41.900 |

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU and Q26UD(E)HCPU

| Device name |  | data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q03UD(E)CPU |  | $\begin{gathered} \text { Q04/ } \\ \text { Q06UD(E)HCPU } \end{gathered}$ | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 | 0.048 |
|  |  | Destination |  | 0.100 | 0.038 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 | 0.086 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.220 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 |
|  |  | Word | Source | 0.220 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 |
|  |  | Double word | Source | 0.440 | 0.399 | 0.399 |
|  |  |  | Destination | 0.380 | 0.361 | 0.361 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.160 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 |
|  |  | Word | Source | 0.160 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 |
|  |  | Double word | Source | 0.320 | 0.304 | 0.304 |
|  |  |  | Destination | 0.300 | 0.295 | 0.295 |
| File rExtended data register (D)/ Extended link register (W)) egister (ZR) | When standard RAM is used | Bit | Source | 0.120 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 |
|  |  | Word | Source | 0.120 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 |
|  |  | Double word | Source | 0.220 | 0.105 | 0.105 |
|  |  |  | Destination | 0.220 | 0.095 | 0.095 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.240 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 |
|  |  | Word | Source | 0.240 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 |
|  |  | Double word | Source | 0.460 | 0.409 | 0.409 |
|  |  |  | Destination | 0.400 | 0.371 | 0.371 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.180 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 |
|  |  | Word | Source | 0.180 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 |
|  |  | Double word | Source | 0.340 | 0.314 | 0.314 |
|  |  |  | Destination | 0.320 | 0.304 | 0.304 |
| Module access device (UnlG $\square$, U3EnlG0 to G4095) |  | Bit | Source | 11.700 | 11.200 | 11.200 |
|  |  | Destination | 15.400 | 15.300 | 15.300 |
|  |  | Word | Source | 9.460 | 9.410 | 9.410 |
|  |  | Destination | 19.000 | 19.000 | 19.000 |
|  |  | Double word | Source | 11.000 | 10.900 | 10.900 |
|  |  | Destination | 18.800 | 18.700 | 18.700 |
| Link direct device ( $\mathrm{Jn} \backslash \square$ ) |  |  | Bit | Source | 32.700 | 31.300 | 31.300 |
|  |  | Destination |  | 52.300 | 29.900 | 29.900 |
|  |  | Word | Source | 28.500 | 17.300 | 17.300 |
|  |  | Destination | 27.500 | 14.700 | 14.700 |
|  |  | Double word | Source | 30.300 | 18.100 | 18.100 |
|  |  | Destination | 30.600 | 15.700 | 15.700 |

## Appendix 2 CPU PERFORMANCE COMPARISON

## Appendix 2.1 Comparison of Q with AnNCPU, AnACPU, and AnUCPU

## Appendix 2.1.1 Usable devices

TableApp.2.1 Device Comparison

| Device name |  | QCPU |  |  | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of I/O points ${ }^{* 9}$ |  | Q00J: 256 points Q00: 1024 points Q01: 1024 points | Q00UJ: 256 points Q00U: 1024 points Q01U: 1024 points |    <br> Q02   <br> Q02H   <br> Q06H   <br> Q12H   <br> Q25H   <br> Q02PH   <br> Q06PH   <br> Q12PH 4096  <br> Q25PH points  <br> Q12PRH   <br> Q25PRH   <br> Q03UD(E)   <br> Q04UD(E)H   <br> Q06UD(E)H   <br> Q10UD(E)H   <br> Q13UD(E)H   <br> Q20UD(E)H   <br> Q26UD(E)H   <br> Q02U   <br> Q 2048 points  | $\qquad$ <br> A2U: 512 points A2U-S1: 1024 points A3U: 2048 points A4U: 4096 points | A2A: 512 points A2A-S1: 1024 points A3A: 2048 points $\qquad$ | A1N: 256 points <br> A2N: 512 points A2N-S1: 1024 points A3N: 2048 points $\qquad$ |
| Number of I/O device points ${ }^{\text {8 }}$ |  | 2048 points ${ }^{* 1}$ | 8192 points*1 |  | 8192 points | Same with I/O devices points of each CPU |  |
| Internal relay |  | 8192 points ${ }^{* 1}$ |  |  | Total 8192 points |  | Total 2048 points |
| Latch relay |  | 2048 points ${ }^{* 1}$ | 8192 points ${ }^{* 1}$ |  |  |  |  |
| Step relay | Sequence program | - |  |  |  |  | - |
|  | SFC | 2048 points ${ }^{*} 6$ |  | 192 points | - |  |  |
| Annunciator |  | 1024 points ${ }^{* 1}$ | 2048 points*1 |  | 2048 points | 2048 points | 256 points |
| Edge relay |  | 1024 points ${ }^{* 1}$ | 2048 points*1 |  | - |  |  |
| Link relay |  | 2048 points ${ }^{* 1}$ | 8192 points ${ }^{* 1}$ |  | 8192 points | 4096 points | 1024 points |
| Link special relay |  | 1024 points | 2048 points |  | 56 points |  |  |
| Timer |  | 512 points ${ }^{* 1}$ | 2048 points ${ }^{* 1}$ |  | Total 2048 points |  | Total 256 points |
| Retentive timers |  | 0 points* ${ }^{*}$ |  |  |  |  |  |
| Counter |  | 512 points ${ }^{* 1}$ | 1024 points ${ }^{* 1}$ |  | 1024 points |  | 256 points |
| Data register |  | 11136 points* ${ }^{*}$ | 12288 points ${ }^{* 1}$ |  | 8192 points | 6144 points | 1024 points |
| Link register |  | 2048 points ${ }^{* 1}$ | 8192 points ${ }^{* 1}$ |  | 8192 points | 4096 points | 1024 points |
| Link special register |  | 1024 points | 2048 points |  | 56 points |  |  |
| Function input |  | 16 points (FX0 to FXF) ${ }^{*} 7$ |  |  | - |  |  |
| Function output |  | 16 points (FY0 to FYF)* ${ }^{*}$ |  |  | - |  |  |
| Special relay |  | 1000 points | 2048 points |  | 256 points |  |  |
| Function register |  | 5 points (FD0 to FD4) |  |  | - |  |  |
| Special register |  | 1000 points | 2048 points |  | 256 points |  |  |
| Link direct device |  | Designated by J $\square \backslash \square$ |  |  | - |  |  |
| Intelligent function moduledevice |  | Designated by U $\square$ \G $\square$ |  |  | - |  |  |
| Index registe | Z | $\begin{gathered} 10 \text { points (Z0 to } \\ Z 9) \end{gathered}$ | 16 points (Z0 to Z 15 ) |  | 7 points (Z, Z 1 to Z 6 ) |  | 1 point (Z) |
|  | $\mathrm{V}^{*}{ }^{2}$ | - |  |  | 7 points (V, V1 to V6) |  | 1 point (V) |
| File register |  | $\begin{aligned} & 32768 \text { points/ } \\ & \text { block } 5 \\ & \text { (R0 to R32767) } \end{aligned}$ | 32768 points/block(R0 to R32767) ${ }^{\text {* }}$ ( ${ }^{\text {( }}$ |  | 8192 points/block(R0 to R8191) |  |  |
| Accumulator*3 |  | - |  |  | 2 points |  |  |
| Nesting |  | 15 points |  |  | 8 points |  |  |
| Pointer |  | 300 points | 512 points | 4096 points | 256 points |  |  |
| Interrupt pointers |  | 128 points | 128 points | 256 points | 32 points |  |  |
| SFC blocks |  | $126{ }^{*} 6$ | 320 points |  | - |  |  |
| SFC transition devices |  | - | 512 points |  | - |  |  |
| Decimal constants |  | K-2147483648 toK2147483647 |  |  |  |  |  |
| Hexadecimal constants |  | H0 to HFFFFFFFF |  |  |  |  |  |
| Real number constants ${ }^{*}$ 6 |  | $\mathrm{E} \pm 1.17550-38$ to $\mathrm{E} \pm 3.40282+38$ |  |  | - |  |  |
| Character string |  | "QnACPU", "ABCD"*4 |  |  | - |  |  |

App-114
*1 : The number of device points can be changed at the parameters.
*2 : QCPU uses $V$ as an edge relay.
*3 : Instructions that used accumulators with the AnNCPU, AnACPU, and AnUCPU have different formats with the QCPU.
*4 : Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU, and Q01CPU.
*5 : The Q00JCPU does not have file registers.
*6 : Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and QCPU).
*7 : Each 5 points of FX0 to FX4 and FY0 to FY4 can be used on the programs.
*8 : The number of points that can be used on the programs
*9 : The number of accessible points to actual I/O modules
*10 : The Q00UJCPU does not have file registers.\%ParaEnd\%

## Appendix 2.1.2 ו/O control mode

TableApp.2.2 I/O Control Mode

| I/O control mode |  | QCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Refresh mode |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc^{* 2}$ |
| Direct I/O method | Partial refresh instructions | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Dedicated instruction*1 | - | $\bigcirc$ | $\bigcirc$ | - |
|  | Direct access input | $\bigcirc$ | - | - | - |
|  | Direct access output | $\bigcirc$ | - | - | - |
| Direct mode |  | - | - | - | $\bigcirc^{* 2}$ |

*1 : The DOUT, DSET, and SRST instructions are direct output dedicated instructions.
There are no dedicated instructions for direct input.
*2 : Switching between the refresh mode and direct mode is conducted with an AnNCPU DIP switch.

## Appendix 2.1.3 Data that can be used by instructions

TableApp.2.3 Data That Can Be Used by Instruction

| Setting Data |  | QCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit data | Bit device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Word device | (Bit specification required) | - | - | - |
| Word data | Bit device | (Digit specification required) | (Digit <br> specification required) | $\bigcirc$ <br> (Digit <br> specification required) | (Digit specification required) |
|  | Word device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Double word data | Bit device | (Digit specification required) | $\begin{gathered} \bigcirc \\ \text { (Digit } \\ \text { specification } \\ \text { required) } \end{gathered}$ | $\bigcirc$ <br> (Digit <br> specification required) | $\bigcirc$ <br> (Digit <br> specification required) |
|  | Word device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Real number data |  | ${ }^{* 1}$ | $\bigcirc$ | $\bigcirc$ | - |
| Character string data |  | $\bigcirc^{* 2}$ | - | - | - |
|  | *1 : Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and Q01CPU). <br> *2 : Usable with only the MOV instruction for the Q00JCPU, Q00CPU, and Q01CPU. |  |  |  |  |

## Appendix 2.1.4 Timer comparison

TableApp.2.4 Timer Comparison

| Function |  | QCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Low speed timer | Measurement unit | 100ms (default value) <br> Change of measurement unit at the parameter is enabled. <br> QCPU : 1 to 1000 ms (1ms unit) | Fixed at 100ms |  |  |
|  | Designation method |  | $1$ |  |  |
| High speed timer | Measurement unit | QnUCPU : 0.01 to 100 ms ( 0.01 ms unit) QCPU(Other than QnUCPU) <br> $: 0.1$ to 100 ms ( 0.1 ms unit) | Fixed at 10 ms |  |  |
|  | Designation method | High speed timer setting: Conducted by sequence program | High speed timer setting: Conducted at parameters |  |  |
| Retentive timers | Measurement unit | Same measurement unit as low speed timer | Fixed at 100ms |  |  |
|  | Designation method |  | 1 |  |  |
| High speed retentive timer | Measurement unit | Same measurement unit as high speed timer | None |  |  |
|  | Designation method | High speed timer setting: Conducted by sequence program |  |  |  |
| Setting range for set values |  | 1 to 32767 | 1 to 32767 |  |  |
| Processing for set value 0 |  | Momentarily ON | No maximum (does not time out) |  |  |
| Index modification | Contact | Enabled (only Z0 and Z1 are usable) | Enabled |  | Disabled |
|  | Coil | Enabled (only Z0 and Z1 are usable) | Disabled |  | Disabled |
|  | Set value | Enabled (Z0 to Z15 are usable)*1 | Disabled |  | Disabled |
|  | Present value | Enabled (Z0 to Z15 are usable)*1 | Enabled |  | Enabled |
| Update processing for present value |  | When OUT Tn instruction is executed | When END processing is done |  |  |
| Contact ON/OFF processing |  |  |  |  |  |

*1 : The Q00J/Q00/Q01CPU can use Z0 to Z9.
The Universal model QCPU can use Z0 to Z19.
(1) Cautions on using timers

QCPU updates the present value of timers and turns ON/OFF the contacts of them at the execution of OUT T $\square$ instruction.
Therefore, if "Present value $\geqq$ Set value" when the timer coil is turned ON, the contact of that timer is turned ON.
When creating a program in which the operation of the timer contact triggers the operation of another timer, create the program for the timer that operates later first.
In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.

- With high speed timers, if the set value is smaller than a scan time.
- With slow timers, if " 1 " is set.


## Example

- For timers T0 to T2, the program is created in the order the timer operates later.

- For timers T0 to T2, the program is created in the order of timer operation.



## Appendix 2.1.5 Comparison of counters

TableApp.2.5 Comparison of Counters

| Function |  | QCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Designation method |  |  |  |  | $\rangle$ |
| Index modification | Contact | - Enabled (only Z0 and Z1 are usable) | - Enabled |  | - Disabled |
|  | Coil | - Enabled (only Z0 and Z1 are usable) | - Disabled |  | - Disabled |
|  | Set value | - Disabled | - Disabled |  | - Disabled |
|  | Present value | - Enabled (Z0 to Z15 are usable) ${ }^{* 1}$ | - Enabled |  | - Enabled |
| Update processing for present value |  | - When OUT Cn instruction is executed | - When END processing is done |  |  |
| Contact ON/OFF processing |  |  |  |  |  |

*1: The Q00J/Q00/Q01CPU can use Z0 to Z9.
The Universal model QCPU can use Z0 to Z19.

## Appendix 2.1.6 Comparison of display instructions

TableApp.2.6 Comparison of Display Instructions

| Instruction | QCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: |
| PR*1 | - When SM701 is OFF: Output continued until $00_{\mathrm{H}}$ encountered <br> - When SM701 is ON: 16 characters output | - When M9049 is OFF: Output continued until $00_{\mathrm{H}}$ encountered <br> - When M9049 is ON: 16 characters output |  |  |
| PRC*1 | -When SM701 is OFF: 32-character comment output <br> - When SM701 is ON: Upper 16 characters output | 16-character comment output |  |  |

[^22]
## Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU)

Because the QCPU does not have accumulators (A0, A1), the format of AnUCPU, AnACPU and AnNCPU instructions that used accumulators has been changed.

TableApp.2.7 Instructions Whose Expression Has Changed

*1: Unusable for the Q00J/Q00/Q01CPU.

## Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions

(1) Method of expression of dedicated instructions

Dedicated instructions based on the LEDA, LEDB, LEDC, SUB, and LEDR instructions, that are used with the AnACPU or AnUCPU have been changed for the same format as the basic instructions and the application instructions for the QCPU.
The instructions that cannot be converted due to the absence of the corresponding instructions in the QCPU are converted into OUT SM1255/OUT SM999 (for the Q00J/Q00/ Q01CPU).
The instructions that have been converted into OUT SM1255/OUT SM999 should be replaced by other instructions or deleted.

TableApp.2.8 Method of Expression of Dedicated Instruction

(2) Dedicated instructions whose names have been changed Dedicated instructions for the AnUCPU or AnACPU which have the same instruction name as is used for basic instructions and application instructions have undergone name changes in the QCPU.

TableApp.2.9 Method of Expression of Dedicated Instruction

| Function | QCPU | AnUCPU/AnACPU |
| :--- | :---: | :---: |
| Floating point addition | $\mathrm{E}+$ | ADD |
| Floating point subtraction | $\mathrm{E}-$ | SUB |
| Floating point multiplication | $\mathrm{E}^{*}$ | MUL |
| Floating point division | $\mathrm{E} /$ | DIV |
| Data dissociation | NDIS | DIS |
| Data association | NUNI | UNI |
| Updating check patterns | CHKCIR,CHKEND | CHK, CHKEND |

## Appendix 3 SPECIAL RELAY LIST

Special relays, SM, are internal relays whose applications are fixed in the Programmable Controller.

For this reason, they cannot be used by sequence programs in the same way as the normal internal relays.

However, they can be turned ON or OFF as needed in order to control the CPU module.
The heading descriptions in the following special relay lists are shown in 3.1.
TableApp.3.1 Explanation of special relay list

| Item | Function of Item |
| :---: | :---: |
| Number | - Indicates special register number |
| Name | - Indicates name of special relay |
| Meaning | - Indicates contents of special relay |
| Explanation | - Discusses contents of special relay in more detail |
| Set by <br> (When set) | - Indicates whether the relay is set by the system or user, and, if it is set by the system, when setting is performed. <br> <Set by> <br> S : Set by system <br> U : Set by user (sequence programs or test operations from GX Developer) <br> S/U : Set by both system and user <br> <When set> <br> Indicated only for registers set by system <br> Each END : Set during each END processing <br> Initial : Set only during initial processing (when power supply is turned ON, or when going from STOP to RUN) <br> Status change : Set only when there is a change in status <br> Error : Set when error occurs <br> Instruction execution : Set when instruction is executed <br> Request : Set only when there is a user request (through SM, etc.) <br> System switching : Set when system switching is executed. |
| Corresponding <br> ACPU M9 | - Indicates the corresponding special relay (M9 $\square \square \square$ ) of the ACPU. <br> (When the contents are changed, the special relay is represented M9 $\square$ format change. Incompatible with the Q00J/Q00/Q01 and QnPRH.) <br> - New indicates the special relay newly added to the Q series CPU module. |
| Corresponding CPU | Indicates the corresponding CPU module type name. <br> Each CPU module model name: Indicates the relevant specific CPU module. (Example: Q02U) |

For details on the following items, refer to the following manuals:

- Networks $\rightarrow$ Manual of the corresponding network module
- SFC $\rightarrow$ QCPU(Q mode)/QnACPU Programming Manual (SFC)


## ®POINT

Do not change the values of special relays set by the system with user program or device test operations.
Doing so may result in system downtime or communication fault.
(1) Diagnostic Information

TableApp.3.2 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMO | Diagnostic errors | OFF : No error ON : Error | - Turns ON if an error occurs as a result of diagnosis. (Includes when an annunciator is ON , and when an error is detected with CHK instruction) <br> - Remains ON even if the condition is restored to normal thereafter. | S (Error) | New | Qn(H) <br> QnPH <br> QnPRH |
|  |  |  | - Turns ON if an error occurs as a result of diagnosis. (Includes when an annunciator is ON) <br> - Remains ON even if the condition is restored to normal thereafter. | S (Error) | New | Q00J/Q00/Q01 QnU |
| SM1 | Self-diagnostic error | OFF : No self-diagnosis errors <br> ON : Self-diagnosis | - Turns ON if an error occurs as a result of diagnosis. (Does not include when an annunciator is ON or when an error is detected by the CHK instruction) <br> - Remains ON even if the condition is restored to normal thereafter. | S (Error) | M9008 | Qn(H) <br> QnPH <br> QnPRH |
|  |  |  | - Turns ON if an error occurs as a result of diagnosis. (Does not include when an annunciator is ON) <br> - Remains ON even if the condition is restored to normal thereafter. | S (Error) | New | Q00J/Q00/Q01 QnU |
| SM5 | Error common information | OFF : No error common information <br> ON : Error common information | - When SMO is ON, turns ON if there is error common information | S (Error) | New |  |
| SM16 | Error individual information | OFF : No error individual information <br> ON : Error individual information | - When SM0 is ON, turns ON if there is error individual information | S (Error) | New | QCPU |
| SM50 | Error reset | OFF $\rightarrow$ ON: Error reset | - Conducts error reset operation | U | New |  |
| SM51 | Battery low latch | OFF : Normal ON : Battery low | - Turns ON if battery voltage at CPU module or memory card drops below rated value. <br> - Remains ON even if the battery voltage returns to normal thereafter. <br> - Synchronizes with the BAT. LED. | S (Error) | M9007 | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
|  |  |  | - Turns ON if battery voltage at CPU module drops below rated value. <br> - Remains ON even if the battery voltage returns to normal thereafter. <br> - Synchronous with ERR. LED | S (Error) | New | Q00J/Q00/Q01 |
| SM52 | Battery low | $\begin{aligned} & \text { OFF : Normal } \\ & \text { ON : Battery low } \end{aligned}$ | - Same as SM51, but turns OFF subsequently when battery voltage returns to normal. | S (Error) | M9006 | QCPU |
| SM53 | AC/DC DOWN detection | OFF : AC/DC DOWN not detected <br> ON : AC/DC DOWN detected | - Turns ON if an instantaneous power failure of within 20 ms occurs during use of the AC power supply module. <br> Reset when the power supply is switched OFF, then ON. | S (Error) | M9005 |  |
|  |  |  | - Turns ON if an instantaneous power failure of within 10 ms occurs during use of the DC power supply module. <br> Reset when the power supply is switched OFF, then ON. |  |  |  |

TableApp.3.2 Special relay

| Number | Name | Meaning |  | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM56 | Operation error | OFF : Normal <br> ON : Operation error | - ON when <br> - Remains thereafter. | ration error is generated if the condition is restored to normal | S (Error) | M9011 | QCPU |
| SM60 | Blown fuse detection | OFF : Normal <br> ON : Module with blown fuse | - Turns ON whose fuse <br> - Remains thereafter. <br> - Blown fuse station out | ere is at least one output module as blown. <br> if the condition is restored to normal <br> atus is checked even for remote I/O modules. | S (Error) | M9000 |  |
| SM61 | I/O module verify error | OFF : Normal ON : Error | - Turns ON registered <br> - Remains thereafter. <br> - I/O module I/O station | l/O module differs from the status power on. <br> if the condition is restored to normal <br> rification is also conducted for remote dules. | S (Error) | M9002 |  |
| SM62 | Annunciator detection | OFF : Not detected <br> ON : Detected | - Goes ON if | en one annunciator ( F ) goes ON. | S (Instruction execution) | M9009 |  |
| SM80 | CHK detection | OFF : Not detected <br> ON : Detected | - Goes ON <br> - Remains thereafter. | ror is detected by CHK instruction. if the condition is restored to normal | S (Instruction execution) | New | Qn(H) <br> QnPH <br> QnPRH |
| SM90 | Startup of monitoring timer for step transition (Enabled only when SFC program exists) | OFF : Not started(monitoring timer reset) <br> ON : Started(monitoring timer started) | Corresponds to SD90 | - Goes ON when measurement of step transition monitoring timer is commenced. <br> - Resets step transition monitoring timer when it goes OFF. | U | M9108 | Qn(H) <br> QnPH <br> QnPRH |
| SM91 |  |  | Corresponds to SD91 |  |  | M9109 |  |
| SM92 |  |  | Corresponds to SD92 |  |  | M9110 |  |
| SM93 |  |  | Corresponds to SD93 |  |  | M9111 |  |
| SM94 |  |  | Corresponds to SD94 |  |  | M9112 |  |
| SM95 |  |  | Corresponds to SD95 |  |  | M9113 |  |
| SM96 |  |  | Corresponds to SD96 |  |  | M9114 |  |
| SM97 |  |  | Corresponds to SD97 |  |  | New |  |
| SM98 |  |  | Corresponds to SD98 |  |  | New |  |
| SM99 |  |  | Corresponds to SD99 |  |  | New |  |
| SM100 | Serial communication function using flag | OFF : Serial communication function is not used. <br> ON : Serial communication function is used. | - Stores the setting of whether the serial communication function is used or not in the serial communication setting parameter |  | S (Power-ON or reset) | New | $\begin{gathered} \text { Q00/Q01 } \\ \text { Q00UJ } \\ \text { Q00U } \\ \text { Q01U } \\ \text { Q02U*7 } \end{gathered}$ |
| SM101 | Communication protocol status flag | OFF : GX Developer <br> ON : MC protocol communication device | - Stores whether the device that is communicating via the RS-232 interface is GX Developer or MC protocol communication device |  | $\begin{gathered} \mathrm{S}(\mathrm{RS} 232 \\ \text { communication) } \end{gathered}$ |  |  |
| SM110 | Protocol error | OFF : Normal <br> ON : Abnormal | - Turns ON when an abnormal protocol was used to make communication in the serial communication function. <br> - Remains ON if the condition is restored to normal thereafter |  | S (Error) |  |  |
| SM111 | Communication status | OFF : Normal <br> ON : Abnormal | - Turns ON when the mode used to make communication was different from the setting in the serial communication function. <br> - Remains ON if the condition is restored to normal thereafter. |  | S (Error) |  |  |
| SM112 | Error information clear | ON : Cleared | - Turns ON SM111, S when turn | en the error codes stored in SM110, 0 and SD111 are cleared. (Activated from OFF to ON) | U |  |  |
| SM113 | Overrun error | OFF : Normal ON : Abnormal | - Turns ON when an overrun error occurred in the serial communication error. |  | S (Error) |  |  |
| SM114 | Parity error | OFF : Normal ON : Abnormal | - Turns ON when a parity error occurred in the serial communication error. |  | S (Error) |  |  |
| SM115 | Framing error | OFF : Normal ON : Abnormal | - Turns ON when a framing error occurred in the serial communication error. |  | S (Error) |  |  |
| SM165 | Program memory batch transfer execution status | OFF: Completed <br> ON : Not being executed or Not completed | - Turns ON when the data is written to the program cache memory. <br> - Turns OFF when the program memory batch transfer is completed. <br> - Remains ON if the program memory batch transfer is not executed after the data is written to the program cache memory. |  | S (When status changed) | New | QnU*6 |

*6: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10012" or later.
- Q13UDHCPU, Q26UDHCPU
*7: The module whose first 5 digits of serial No. is "10102" or later.
(2) System information

TableApp.3.3 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM202 | LED OFF command | OFF $\rightarrow$ ON : LED OFF | - When this relay goes from OFF to ON, the LEDs corresponding to the individual bits at SD202 go off | U | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| SM203 | STOP contact | STOP status | - Goes ON at STOP status | S (Status change) | M9042 |  |
| SM204 | PAUSE contact | PAUSE status | - Goes ON at PAUSE status | S (Status change) | M9041 |  |
| SM206 | PAUSE enable coil | OFF : PAUSE disabled ON : PAUSE enabled | - PAUSE status is entered if this relay is ON when the PAUSE contact goes ON | U | M9040 |  |
| SM210 | Clock data set request | OFF : Ignored ON : Set request | - When this relay goes from OFF to ON and after END instruction execution of subsequent scan, clock data stored in SD210 to SD213 are written to the CPU module. | U | M9025 | QCPU |
| SM211 | Clock data error | OFF : No error ON : Error | - ON when error is generated in clock data (SD210 to SD213) value, and OFF if no error is detected. | S (Request) | M9026 |  |
| SM213 | Clock data read request | $\begin{aligned} & \text { OFF : Ignored } \\ & \text { ON }: \text { Read request } \end{aligned}$ | - When this relay is ON, clock data is read to SD210 to SD213 as BCD values. | U | M9028 |  |
| SM220 | CPU No. 1 preparation completed | OFF : CPU No. 1 preparation uncompleted <br> ON : CPU No. 1 preparation completed | Turned ON when access can be made to the CPU module No. 1 from the other CPU module at power-on or reset operation. SM220 is used as interlock for accessing the CPU module No. 1 when the multiple CPU synchronous setting is asynchronous. |  |  | QnU |
| SM221 | CPU No. 2 preparation completed | OFF : CPU No. 2 preparation uncompleted <br> ON : CPU No. 2 preparation completed | Turned ON when access can be made to the CPU module No. 2 from the other CPU module at power-on or reset operation. SM221 is used as interlock for accessing the CPU module No. 2 when the multiple CPU synchronous setting is asynchronous. | S (When status | New | Qnu* ${ }^{\text {8 }}$ |
| SM222 | CPU No. 3 preparation completed | OFF : CPU No. 3 preparation uncompleted <br> ON : CPU No. 3 preparation completed | Turned ON when access can be made to the CPU module No. 3 from the other CPU module at power-on or reset operation. SM222 is used as interlock for accessing the CPU module $N o .3$ when the multiple CPU synchronous setting is asynchronous. | changed) |  |  |
| SM223 | CPU No. 4 preparation completed | OFF : CPU No. 4 preparation uncompleted <br> ON : CPU No. 4 preparation completed | Turned ON when access can be made to the CPU module No. 4 from the other CPU module at power-on or reset operation. SM223 is used as interlock for accessing the CPU module No. 4 when the multiple CPU synchronous setting is asynchronous. |  |  | Qnu* ${ }^{\text {5 }}$ |
| SM235 | Online module change flag | OFF : Online module change is not in progress <br> ON : Online module change in progress | - Turns on during online module change. (for host CPU) | S (During online module change) | New | QnPH |
| SM236 | Online module change complete flag | OFF : Online module change incomplete <br> ON : Online module change complete | - Turns ON for one scan after online module change is complete. <br> - This contact point can only be used by the scan program. (for host CPU) | $S$ (When online module change is complete) | New |  |
| SM237 | Device range check inhibit flag | OFF : Device range checked <br> ON : Device range not checked | - Selects whether to check a device range during execution of the BMOV, FMOV or DFMOV instruction (only when the conditions for subset processing are established). | U | New | Qnu* ${ }^{\text {6 }}$ |

*5: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*6: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10012" or later.
- Q13UDHCPU, Q26UDHCPU
*8: The Universal model QCPU except the Q00UJCPU.

TableApp.3.3 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM240 | No. 1 CPU reset flag | OFF : No. 1 CPU reset cancel <br> ON : No. 1 CPU resetting | - Goes OFF when reset of the No. 1 CPU is canceled. <br> - Comes ON when the No. 1 CPU is resetting (including the case where the CPU module is removed from the base). <br> The other CPUs are also put in reset status. | S (Status change) | New | $\begin{gathered} \text { Q00/Q01*1 } \\ \text { Qn(H) }{ }^{* 1} \\ \text { QnPH } \\ \text { QnU }^{* 8} \end{gathered}$ |
| SM241 | No. 2 CPU reset flag | OFF : No. 2 CPU reset cancel <br> ON : No. 2 CPU resetting | - Goes OFF when reset of the No. 2 CPU is canceled. <br> - Comes ON when the No. 2 CPU is resetting (including the case where the CPU module is removed from the base). <br> The other CPUs result in "MULTI CPU DOWN" (error code: 7000). |  |  |  |
| SM242 | No. 3 CPU reset flag | OFF : No. 3 CPU reset cancel <br> ON : No. 3 CPU resetting | - Goes OFF when reset of the No. 3 CPU is canceled. <br> - Comes ON when the No. 3 CPU is resetting (including the case where the CPU module is removed from the base). <br> The other CPUs result in "MULTI CPU DOWN" (error code: 7000). |  |  |  |
| SM243 | No. 4 CPU reset flag | OFF : No. 4 CPU reset cancel <br> ON : No. 4 CPU resetting | - Goes OFF when reset of the No. 4 CPU is canceled. <br> - Comes ON when the No. 4 CPU is resetting (including the case where the CPU module is removed from the base). <br> The other CPUs result in "MULTI CPU DOWN" (error code: 7000). |  |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \mathrm{QnPH} \\ \mathrm{QnU}^{* 5} \end{gathered}$ |
| SM244 | No. 1 CPU error flag | OFF : No. 1 CPU normal <br> ON : No. 1 CPU during stop error | - Goes OFF when the No. 1 CPU is normal (including a continuation error). <br> - Comes ON when the No. 1 CPU is during a stop error. |  |  |  |
| SM245 | No. 2 CPU error flag | OFF : No. 2 CPU normal <br> ON : No. 2 CPU during stop error | - Goes OFF when the No. 2 CPU is normal (including a continuation error). <br> - Comes ON when the No. 2 CPU is during a stop error. |  |  | $\begin{gathered} \text { Q00/Q01*1 } \\ \text { Qn(H) }{ }^{* 1} \\ \text { QnPH } \\ \text { QnU*8 } \end{gathered}$ |
| SM246 | No. 3 CPU error flag | OFF : No. 3 CPU normal <br> ON : No. 3 CPU during stop error | - Goes OFF when the No. 3 CPU is normal (including a continuation error). <br> - Comes ON when the No. 3 CPU is during a stop error. |  |  |  |
| SM247 | No. 4 CPU error flag | OFF : No. 4 CPU normal <br> ON : No. 4 CPU during stop error | - Goes OFF when the No. 4 CPU is normal (including a continuation error). <br> - Comes ON when the No. 4 CPU is during a stop error | S (Status change) | New | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 1} \\ \mathrm{QnPH} \\ \mathrm{QnU}^{* 5} \end{gathered}$ |
| SM250 | Max. loaded I/O read | OFF : Ignored ON : Read | - When this relay goes from OFF to ON, maximum loaded I/O number is read to SD250. | U | New | Qn(H) <br> QnPH <br> QnPRH |
| SM254 | All stations refresh command | OFF : Refresh arrival station <br> ON : Refresh all stations | - Effective for the batch refresh (also effective for the low speed cyclic) <br> - Designate whether to receive arrival stations only or to receive all slave stations in the MELSECNET/H. | U | New |  |
|  |  |  | - Designate whether to receive arrival stations only or to receive all slave stations in the CC-Link IE controller network . |  |  | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 2} \\ \mathrm{QnPH}^{* 6} \\ \mathrm{QnPRH}^{* 6} \end{gathered}$ |
|  |  |  | - Effective for the batch refresh (also effective for the low speed cyclic) <br> - Specify whether to receive only arrival station or all stations in the MELSECNET/H or CC-Link IE controller network. |  |  | QnU |

[^23]*2: The module whose first 5 digits of serial No. is "09012" or later.
*5: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*6: The module whose first 5 digits of serial No. is "10042" or later.
*8: The Universal model QCPU except the Q00UJCPU.

TableApp.3.3 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM255 | MELSECNET/10, MELSECNET/H module 1 information | OFF: Operative network ON : Standby network | - Goes ON for standby network(If no designation has been made concerning active or standby, active is assumed.) | S (Initial) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SM256 |  | OFF: Reads ON : Does not read | - For refresh from link to CPU module (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM257 |  | OFF: Writes ON : Does not write | - For refresh from CPU module to link (B, W, etc.), designate whether to write to the link module. | U | New |  |
| SM260 | MELSECNET/10, MELSECNET/H module 2 information | OFF : Operative network <br> ON : Standby network | - Goes ON for standby network (If no designation has been made concerning active or standby, active is assumed.) | S (Initial) | New |  |
| SM261 |  | OFF: Reads ON : Does not read | - For refresh from link to CPU module (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM262 |  | OFF: Writes <br> ON : Does not write | - For refresh from CPU module to link (B, W, etc.), designate whether to write to the link module. | U | New |  |
| SM265 | MELSECNET/10, MELSECNET/H module 3 information | OFF : Operative network <br> ON : Standby network | - Goes ON for standby network (If no designation has been made concerning active or standby, active is assumed.) | S (Initial) | New |  |
| SM266 |  | OFF: Reads ON : Does not read | - For refresh from link to CPU module (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM267 |  | OFF: Writes ON : Does not write | - For refresh from CPU module to link (B, W, etc.), designate whether to write to the link module. | U | New |  |
| SM270 | MELSECNET/10, MELSECNET/H module 4 information | OFF: Operative network ON:Standby network | - Goes ON for standby network (If no designation has been made concerning active or standby, active is assumed.) | S (Initial) | New |  |
| SM271 |  | OFF: Reads ON : Does not read | - For refresh from link to CPU module (B, W, etc.) indicate whether to read from the link module. | U | New |  |
| SM272 |  | OFF: Writes ON : Does not write | - For refresh from CPU module to link (B, W, etc.), designate whether to write to the link module. | U | New |  |
| SM280 | CC-Link error | OFF : Normal ON : Error | - Goes ON when a CC-Link error is detected in any of the installed CC-Link module. Goes OFF when normal operation is restored. | S (Status change) | New |  |
| SM315 | Communication reserved time delay enable/disable flag | OFF : Without delay <br> ON : With delay | - This flag is enabled when the time reserved for communication processing is set in SD315. <br> - Turns ON to delay the END processing by the time set in SD315 in order to perform communication processing. <br> (The scan time increases by the period set in SD315.) <br> - Turns OFF to perform the END processing without a delay of the time set in SD315 when there is no communication processing. (Defaults to OFF) | U | New | Q00J/Q00/Q01 |
| SM320 | Presence/absence of SFC program | OFF: SFC program absent ON : SFC program present | - Turns ON when an SFC program is registered. <br> - OFF when an SFC program is not registered. | S (Initial) | M9100 |  |
| SM321 | Start/stop SFC program | OFF : SFC program not executed (stop) <br> ON : SFC program executed (start) | - Initial value is set at the same value as SM320. (Goes ON automatically if SFC program is present.) <br> - Turn this relay from ON to OFF to stop program execution. <br> - Turn this relay from OFF to ON to resume program execution. | S (Initial)/U | M9101form at change | Q00J/Q00/Q01 <br> Qn(H) <br> QnPH <br> QnPRH <br> QnU |

TableApp．3．3 Special relay

| Number | Name | Meaning | Explanation | Set by （When Set） | Corres－ ponding ACPU M9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM322 | SFC program start status | OFF ：Initial start <br> ON ：Resume start | －The SFC program starting mode in the SFC setting of the PLC parameter dialog box is set as the initial value． <br> AT initial start：OFF <br> At continued start：ON | $S$（Initial）／U | M9102form at change | $\begin{gathered} \text { Q00J/Q00/Q01*1 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| SM323 | Presence／absence of continuous transition for entire block | OFF：Continuous transition not effective <br> ON ：Continuous transition effective | Set the presence／absence of continuous transition for the block where＂Continuous transition bit＂of the SFC data device has not been set． | U | M9103 |  |
| SM324 | Continuous transition prevention flag | OFF ：When transition is executed ON ：When no transition | －OFF during operation in the continuous transition mode or during continuous transition，and ON when continuous transition is not executed． <br> －Always ON during operation in the no continuous transition mode． | S（Instruction execution） | M9104 |  |
|  |  |  |  | S（Status change） | New |  |
| SM325 | Output mode at block stop | OFF ：OFF <br> ON ：Preserves | Select whether the coil outputs of the active steps are held or not at the time of a block stop． <br> －As the initial value，the output mode at a block stop in the parameter is OFF when the coil outputs are OFF， and ON when the coil outputs are held． <br> －All coil outputs go OFF when this relay is OFF <br> －Coil outputs are preserved when this relay is ON． | $S$（Initial）／U | M9196 |  |
| SM326 | SFC device clear mode | OFF ：Clear device <br> ON ：Preserves device | Selects the device status when the stopped CPU is run after the sequence program or SFC program has been modified when the SFC program exists． | U | New |  |
| SM327 | Output during end step execution | OFF ：Hold step output turned OFF（cleared） ON ：Hold step output held | Select the device status at the time of switching from STOP to program write to RUN．（All devices except the step relay） | $S$（Initial）／U | New | $\begin{gathered} \hline \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
|  |  |  |  | U |  | Q00J／Q00／Q01＊${ }^{* 1}$ |
| SM328 | Clear processing mode when end step is reached | OFF ：Clear processing is performed． <br> ON ：Clear processing is not performed． | Select whether clear processing will be performed or not if active steps other than the ones being held exist in the block when the end step is reached．？ <br> －When this relay turns OFF，all active steps are forcibly terminated to terminate the block． <br> －When this relay is ON，the execution of the block is continued as－is． <br> －If active steps other than the ones being held do not exist when the end step is reached，the steps being held are terminated to terminate the block． | u | New | $\begin{gathered} \text { Q00J/Q00/Q01*1 } \\ \text { QnU } \end{gathered}$ |
| SM330 | Operation mode for low speed execution type program | OFF ：Asynchronous mode ON ：Synchronous mode | Select whether the low speed execution type program will be executed in the asynchronous mode or in the synchronous mode． <br> －Asynchronous mode（this relay is turned OFF．） Mode in which the operation of the low speed execution type program is performed continuously within the excess time． <br> －Synchronous mode（this relay is turned ON．） Mode in which the operation of the low speed execution type program is not performed continuously and operation is performed from the next scan if there is excess time． | U | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SM331 | Normal SFC program execution status | OFF ：Not executed ON ：Being executed | －Indicates whether the normal SFC program is being executed or not． <br> －Used as an SFC control instruction execution interlock． | S（Status change） | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H})^{* 3} \\ & \mathrm{QnPH} \\ & \text { QnPRH } \end{aligned}$ |
| SM332 | Program execution management SFC program execution status | OFF ：Not executed ON ：Being executed | －Indicates whether the program execution management SFC program is being executed or not． <br> －Used as an SFC control instruction execution interlock． |  |  |  |
| SM390 | Access execution flag | ON indicates completion of intelligent function module access | －The status of the intelligent function module access instruction executed immediately before is stored． （This data is overwritten when the intelligent function module access instruction is executed again．） <br> －Used by the user in a program as a completion bit． | S（Status change） | New | Qn（H） QnPH QnPRH |
| SM391 | GINT instruction execution completion flag | OFF ：Not executed <br> ON ：Execution completed | Indicates execution status of the $\mathrm{S}(\mathrm{P})$ ．GINT instruction． <br> －Turned OFF before the instruction is executed． <br> －Turned ON after the instruction is completed． | S（Instruction execution） | New | QnU |

＊1：This applies to the CPU of function version B or later．
＊3：The module whose first 5 digits of serial No．is＂ 04122 ＂or later．
＊4：The module whose first 5 digits of serial No．is＂07032＂or later．
(3) System clocks/counters

TableApp.3.4 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM400 | Always ON |  | - Normally is ON | S (Every END processing) | M9036 | QCPU |
| SM401 | Always OFF | ON <br> OFF | - Normally is OFF | S (Every END processing) | M9037 |  |
| SM402 | After RUN, ON for 1 scan only | $\mathrm{ON} \longrightarrow 1 \text { scan }$ | - After RUN, ON for 1 scan only. <br> - This connection can be used for scan execution type programs only. <br> - When an initial execution type program is used, this relay turns OFF at the END processing of the scan execution type program in the first scan after RUN. | S (Every END processing) | M9038 | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
|  |  |  | - After RUN, ON for 1 scan only. | S (Every END processing) | New | Q00J/Q00/Q01 |
| SM403 | After RUN, OFF for 1 scan only | $\begin{aligned} & \mathrm{ON} \longleftrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longrightarrow \end{aligned}$ | - After RUN, OFF for 1 scan only. <br> - This connection can be used for scan execution type programs only. <br> - When an initial execution type program is used, this relay turns OFF at the END processing of the scan execution type program in the first scan after RUN. <br> ON <br> OFF | S (Every END processing) | M9039 | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
|  |  |  | - After RUN, OFF for 1 scan only. | S (Every END processing) | New | Q00J/Q00/Q01 |
| SM404 | Low speed execution type programON for 1 scan only after RUN | $\begin{aligned} & \mathrm{ON} \longrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longleftrightarrow \end{aligned}$ | - After RUN, ON for 1 scan only. <br> - This connection can be used for low speed execution type programs only. | S (Every END processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SM405 | Low speed execution type programAfter RUN, OFF for 1 scan only | $\begin{aligned} & \mathrm{ON} \longleftrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longrightarrow 1 \end{aligned}$ | - After RUN, OFF for 1 scan only. <br> - This connection can be used for low speed execution type programs only. | S (Every END processing) | New |  |
| SM409 | 0.01 second clock | $0^{0.005 \mathrm{~s}} \sqrt{0.005 \mathrm{~s}} \quad \sqrt{\square}$ | - Repeatedly changes between ON and OFF at 5-ms interval. <br> - When Programmable Controller power supply is turned ON or a CPU module reset is performed, goes from OFF to start. <br> (Note that the ON-OFF status changes when the designated time has elapsed during the execution of the program.) | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SM410 | 0.1 second clock |  | - Repeatedly changes between ON and OFF at each designated time interval. <br> - When Programmable Controller power supply is turned ON or a CPU module reset is performed, goes from OFF to start. (Note that the ON-OFF status changes when the designated time has elapsed during the execution of the program.) | S (Status change) | M9030 | QCPU |
| SM411 | 0.2 second clock |  |  |  | M9031 |  |
| SM412 | 1 second clock | $0.5 \mathrm{~s} \sqrt{0.5 \mathrm{~s}} \quad \sqrt{ }$ |  |  | M9032 |  |
| SM413 | 2 second clock |  |  |  | M9033 |  |
| SM414 | 2 n second clock |  | - This relay alternates between ON and OFF at intervals of the time (unit: s) specified in SD414. <br> - When Programmable Controller power supply is turned ON or a CPU module reset is performed, goes from OFF to start. <br> (Note that the ON-OFF status changes when the designated time has elapsed during the execution of the program.) | S (Status change) | M9034form at change |  |

TableApp.3.4 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding ACPU M9 [ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM415 | 2 n (ms) clock | $n(m s) \sqrt{n(m s)}$ | - This relay alternates between ON and OFF at intervals of the time (unit: ms) specified in SD415. <br> - When Programmable Controller power supply is turned ON or a CPU module reset is performed, goes from OFF to start. (Note that the ON-OFF status changes when the designated time has elapsed during the execution of the program.) | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SM420 | User timing clock No. 0 |  | - Relay repeats ON/OFF switching at fixed scan |  | M9020 |  |
| SM421 | User timing clock No. 1 |  |  |  | M9021 |  |
| SM422 | User timing clock No. 2 |  | ON or a CPU module reset is performed, |  | M9022 |  |
| SM423 | User timing clock No. 3 |  | goes from OFF to start. |  | M9023 |  |
|  |  | n2 scan n2 sca | always OFF after system switching.) <br> - The ON/OFF intervals are set with the DUTY instruction | S (Every END processing) |  | QCPU |
|  |  |  | DUTY n 1 n 2 SM420 <br> n 1 : ON scan interval <br> n2: OFF scan interval |  |  |  |
| SM430 | User timing clock No. 5 |  | - For use with SM420 to SM424 low speed programs | S (Every END processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SM431 | User timing clock No. 6 |  |  |  |  |  |
| SM432 | User timing clock No. 7 |  |  |  |  |  |
| SM433 | User timing clock No. 8 |  |  |  |  |  |
| SM434 | User timing clock No. 9 |  |  |  |  |  |

(4) Scan information

TableApp.3.5 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> M9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM510 | Low speed program execution flag | OFF : Completed or not executed ON : Execution under way. | - Goes ON when low speed execution type program is executed. | S (Every END processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SM551 | Reads module service interval | OFF : Ignored ON : Read | - When this relay goes from OFF to ON, the module service interval designated by SD550 is read to SD551 to SD552. | U | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |

(5) I/O refresh

TableApp.3.6 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding ACPU M9 [ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM580 | Program to program I/ O refresh | OFF : Not refreshed ON : Refreshed | - When this special relay is turned $\mathrm{ON}, \mathrm{I} / \mathrm{O}$ refresh is performed after execution of the first program, and the next program is then executed. <br> When a sequence program and an SFC program are to be executed, the sequence program is executed, I/O refresh is performed, and the SFC program is then executed. | U | New | Q00J/Q00/Q01** |

[^24](6) Memory cards

TableApp.3.7 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM600 | Memory card usable flags | OFF : Unusable <br> ON : Use enabled | - ON when memory card is ready for use by user | S (Status change) | New |  |
| SM601 | Memory card protect flag | OFF : No protect <br> ON : Protect | - Goes ON when memory card protect switch is ON | S (Status change) | New |  |
| SM602 | Drive 1 flag | $\begin{aligned} & \text { OFF: No drive } 1 \\ & \text { ON : Drive } 1 \text { present } \end{aligned}$ | - Turns ON when the mounted memory card is RAM | S (Status change) | New |  |
| SM603 | Drive 2 flag | OFF : No drive 2 <br> ON : Drive 2 present | - Turns ON when the mounted memory card is ROM | S (Status change) | New |  |
| SM604 | Memory card in-use flag | $\begin{aligned} & \text { OFF: Not used } \\ & \text { ON : In use } \end{aligned}$ | - Goes ON when memory card is in use | S (Status change) | New | $\begin{aligned} & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SM605 | Memory card remove/ insert prohibit flag | OFF : Remove/insert enabled <br> ON : Remove/insert prohibited | - Goes ON when memory card cannot be inserted or removed | U | New | QnU*1 |
| SM609 | Memory card remove/ insert enable flag | OFF : Remove/insert prohibited <br> ON : Remove/insert enabled | - Turned ON by user to enable the removal/insertion of memory card. <br> - Turned OFF by the system after the memory card is removed. <br> - This contact can be used only when SM604 and SM605 are OFF. | S/U | New |  |
| SM620 | Drive $3 / 4$ usable flags | OFF : Unusable <br> ON : Use enabled | - Always ON | $S$ (Initial) | New | QCPU |
| SM622 | Drive 3 flag | OFF : No drive 3 <br> ON : Drive 3 present | - Always ON | S (Initial) | New | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU*2 } \end{gathered}$ |
| SM623 | Drive 4 flag | OFF : No drive 4 <br> ON : Drive 4 present | - Always ON | $S$ (Initial) | New | QCPU |
| SM624 | Drive 3/4 in-use flag | OFF : Not used ON : In use | - Goes ON when the file within Drive 3 (standard RAM) or Drive 4 (standard ROM) is used. | S (Status change) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| SM640 | File register use | OFF : File register not used ON : File register in use | - Goes ON when file register is in use | S (Status change) | New | $\begin{gathered} \hline \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU*2 } \end{gathered}$ |

*1: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.
*2: The Universal model QCPU except the Q00UJCPU.

TableApp.3.7 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM650 | Comment use | OFF : File register not used ON : File register in use | - Goes ON when comment file is in use | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SM660 | Boot op | OFF : Internal memory execution <br> ON : Boot operation in progress | - Goes ON while boot operation is in process <br> - Goes OFF if boot designation switch is OFF | S (Status change) | New | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SM660 | Boot operation | OFF: Program memory execution <br> ON : Boot operation in progress | - Goes ON while boot operation is in process | S (Status change) | New | Q00J/Q00/Q01 QnU* ${ }^{*}$ |
| SM671 | Latch data backup to standard ROM completion flag | OFF : Not completed <br> ON : Completed | - Turned ON when latch data backup to the standard ROM is completed. <br> - Time when the latch data backup to the standard ROM was performed is stored in SD672 or later. | S (Status change) | New | QnU |
| SM672 | Memory card file register access range flag | OFF : Within access range <br> ON : Outside access range | - Goes ON when access is made to area outside the range of file register of memory card(Set within END processing.) <br> - Reset at user program | S/U | New | Qn(H) <br> QnPH <br> QnPRH |
| SM675 | Error completion of latch data backup to standard ROM | OFF : No Error <br> ON : Error | - Turned ON when data cannot be backuped to the standard ROM by the latch data backup normally. <br> - Turned OFF when data is backuped to the standard ROM by the latch data backup normally. | S | New |  |
| SM676 | Specification of restration repeated execution | OFF : Not specified ON : Specified | - If latch data backup is performed when SM676 is ON, restore the data every time turning ON from OFF the power supply from the next power-on. <br> - Delete the backuped latch data, or restore the data every time turning ON from OFF the power supply until the latch data backup operation will be executed again. | U | New |  |
| SM680 | Program memory write error | OFF : Write error <br> ON : Write not executed/ normal | - Turns ON if a write error is detected at writing to program memory (flash ROM). Turns OFF by the write direction. | S (At write) | New |  |
| SM681 | Program memory writing flag | OFF: During writing <br> ON : Write not executed | - Turns ON when writing to the program memory (flash ROM) is in progress, and turns OFF when writing is completed. | S (At write) | New | QnU |
| SM682 | Program memory overwrite count error flag | OFF : Overwrite count is 100,000 or more <br> ON : Overwrite count is less than 100,000 | - Turns ON when the overwrite count of program memory (flash ROM) reaches 100,000. | S (At write) | New |  |
| SM685 | Standard ROM write error | OFF : Write error <br> ON : Write not executed/ normal | - Turns ON when write error is detected at writing to standard ROM (flash ROM). <br> - Turns OFF by the write direction. | S (At write) | New |  |
| SM686 | Standard ROM writing flag | OFF : During overwriting <br> ON : Overwrite not executed | - Turns ON when writing to the standard ROM (flash ROM) is in progress, and turns OFF when writing is completed. | S (At write) | New |  |
| SM687 | Standard ROM overwrite count error flag | OFF : Overwrite count is 100,000 or more <br> ON : Overwrite count is less than 100,000 | - Turns ON when the overwrite count of standard ROM (flash ROM) reaches 100,000. <br> (It is necessary to change CPU module.) | S (At write) | New |  |
| SM691 | Backup start preparation status flag | OFF:: Backup start  <br>  preparation not <br>  completed <br> ON : Backup start <br>  preparation completed | Turns on when the backup start preparation is completed. | S (Status change) | New | QnU*3 |
| SM692 | Restoration complete flag | $\begin{aligned} & \hline \text { OFF }: \text { Restoration not } \\ & \text { completed } \\ & \text { ON }: \text { Restoration completed } \end{aligned}$ | Turns on when restoration of the backup data in the memory card is completed. | S (Status change) | New |  |

*1: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.
*3: The modules whose serial number (first five digits) is "10102" or later are the relevant models. (Except the Q00UJCPU, Q00UCPU, and Q01UCPU)

TableApp.3.8 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding ACPU <br> M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM700 | Carry flag | $\begin{aligned} & \text { OFF : Carry OFF } \\ & \text { ON : Carry ON } \end{aligned}$ | - Carry flag used in application instruction | S (Instruction execution) | M9012 | QCPU |
| SM701 | Number of output characters selection | Switching the number of output characters and the output pattern | - Used for the PR, PRC, BINDA, DBINDA, BINHA, DBINHA, BCDDA, DBCDDA, or COMRD instruction | U | M9049 | $\begin{gathered} \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| SM702 | Search method | OFF : Search next | - Designates method to be used by search instruction. <br> - Data must be arranged for 2-part search. | U | New |  |
| SM703 | Sort order | OFF : Ascending order ON : Descending order | - The sort instruction is used to designate whether data should be sorted in ascending order or in descending order. | U | New | QCPU |
| SM704 | Block comparison | OFF : Non-match found ON : All match | - Goes ON when all data conditions have been met for the BKCMP instruction. | S (Instruction execution) | New |  |
|  |  |  | - Goes ON when all data conditions have been met for the DBKCMP instruction. | S (Instruction execution) | New | Qnu* ${ }^{*}$ |
| SM709 | DT/TM instruction improper data detection flag | $\begin{aligned} & \text { OFF : : Improper data not } \\ & \text { detected } \\ & \text { ON : Improper data detected } \end{aligned}$ | Turns on when the data to be compared by the DT or TM instruction is not recognized as date data or time data, or the device ( 3 words) to be compared exceeds the specified device range. | S (Instruction execution) or $U$ | New |  |
| SM710 | CHK instruction priority ranking flag | OFF: Conditions priority <br> ON : Pattern priority | - Remains as originally set when OFF. <br> - CHK priorities updated when ON. | S (Instruction execution) | New | $\begin{aligned} & \hline \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
| SM715 | El flag | OFF: During DI ON : During EI | - ON when El instruction is being executed. | S (Instruction execution) | New | QCPU |
| SM716 | Block comparison (Except an interrupt program) | OFF : Mismatch found ON : No mismatch | Turns on when all data conditions are confirmed that they are met by the DBKCMP instruction. (Initial execution type program, scan execution type program, stand-by type program executed from initial execution type program or scan execution type program) | S (Instruction execution) | New | Qnu* ${ }^{\text {2 }}$ |
| SM717 | Block comparison (Interrupt program) | OFF : Mismatch found ON : No mismatch | Turns on when all data conditions are confirmed that they are met by the DBKCMP instruction. (Interrupt program, fixed scan execution type program, stand-by type program executed from interrupt program or fixed scan execution type program) |  |  |  |
| SM718 | Block comparison (Interrupt program (145)) | OFF : Mismatch found ON : No mismatch | Turns on when all data conditions are confirmed that they are met by the DBKCMP instruction. (Interrupt program (145) or Stand-by type program executed from interrupt program (145)) |  |  | Qnu* ${ }^{\text {3 }}$ |
| SM720 | Comment read completion flag | OFF : Comment read not completed <br> ON : Comment read completed | - Turns on only during one scan when the processing of the COMRD or PRC instruction is completed. | S (Status change) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
|  |  |  | - Turns on only during one scan when the processing of the COMRD instruction is completed. |  |  | QnPRH QnU |
| SM721 | File being accessed | OFF : File not accessed ON : File being accessed | - Switches ON while a file is being accessed by the SP. FWRITE, SP. FREAD, COMRD, PRC, or LEDC instruction. | S (Status change) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
|  |  |  | - Switches ON while a file is being accessed by the SP. FWRITE, SP. FREAD, COMRD or LEDC instruction. |  |  | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |
|  |  |  | - Switches ON while a file is being accessed by the SP. FWRITE, SP. FREAD, COMRD or SP.DEVST instruction. |  |  | QnU |
|  |  |  | - Turns ON while the ATA card or standard ROM is being accessed. |  |  | Qnu* ${ }^{1}$ |
| SM722 | BIN/DBIN instruction error disabling flag | OFF $:$ Error detectionperformedON $:$Error detection not <br> performed | - Turned ON when "OPERATION ERROR" is suppressed for BIN or DBIN instruction. | U | New | QCPU |

*1: The module whose first 5 digits of serial No. is "09042" or later.
*2: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU
*3: The relevant modules are as follows:
- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UCPU, Q01UCPU

TableApp.3.8 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM734 | XCALL instruction execution condition designation | OFF : Not executed by execution condition risen <br> ON : Executed by execution condition risen | - During OFF, XCALL instructions will not be executed even if execution condition is risen. <br> - During ON, XCALL instructions will be executed when execution condition is risen. | U | New | Qn(H) ${ }^{* 1}$ |
| SM735 | SFC comment readout instruction in execution flag | OFF : SFC comment readout instruction is inactivated. <br> ON : SFC comment readout instruction is activating. | - Turns on the instructions, (S(P).SFCSCOMR) to read the SFC step comments and (S(P). SFCTCOMR) to read the SFC transition condition comments. | S (status change) | New | $\begin{gathered} \mathrm{Qn}(\mathrm{H})^{* 2} \\ \mathrm{QnPH}^{* 3} \\ \mathrm{QnPRH}^{* 3} \end{gathered}$ |
| SM738 | MSG instruction reception flag | $\begin{array}{\|l\|l} \hline \text { OFF }: & \text { Instruction not } \\ & \text { executed } \\ \text { ON }: & \text { Instruction execution } \end{array}$ | - Goes ON when MSG instruction is executed | S (Instruction execution) | New | Qn(H) QnPRH |
| SM750 | Scaling instruction search method setting | OFF : Search next ON : 2-part search | Determines a search method when the scaling instruction is executed. | U | New | QnU** |
| SM774 | PID bumpless processing (for complete derivative) | OFF : Matched ON : Not matched | - Specifies whether to match the set value (SV) with the process value (PV) or not in the manual mode. | U | New | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn(H) } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
|  | Selection of refresh | OFF : Performs link refresh <br> ON : Performs no link refresh | - Select whether link refresh processing will be performed or not when only communication with the CPU module is made at the execution of the COM instruction. | U | New | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \end{gathered}$ |
| SM775 | processing during COM/CCOM instruction execution | OFF : Performs refresh processes other than an I/O refresh <br> ON : Performs refresh set by SD778 | - Select whether to perform refresh processes other than an I/O refresh set by SD778 when the COM or CCOM instruction is executed. | U | New | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn(H) }{ }^{* 5} \\ \text { QnPH }^{* 3} \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |
| SM776 | Enable/disable local device at CALL | OFF : Local device disabled <br> ON : Local device enabled | - Set whether the local device of the subroutine program called at execution of the CALL instruction is valid or invalid. | U | New | $\mathrm{Qn}(\mathrm{H})$ <br> QnPH |
| SM777 | Enable/disable local device in interrupt program | OFF : Local device disabled <br> ON : Local device enabled | - Set whether the local device at execution of the interrupt program is valid or invalid. | U | New | QnPRH QnU* ${ }^{*}$ |
| SM794 | PID bumpless processing(for incomplete derivative) | OFF : Matched <br> ON : Not matched | - Specifies whether to match the set value (SV) with the process value (PV) or not in the manual mode. | U | New | $\begin{gathered} \text { Q00J/Q00/Q01*4 } \\ \text { Qn(H)* } \\ \text { QnPRH } \\ \text { QnU } \end{gathered}$ |

*1: The module whose first 5 digits of serial No. is "06082" or later.
*2: The module whose first 5 digits of serial No. is "07012" or later.
*3: The module whose first 5 digits of serial No. is " 07032 " or later.
*4: This applies to the CPU module of function version B or later.
*5: The module whose first 5 digits of serial No. is " 04012 " or later.
*6: The module whose first 5 digits of serial No. is "05032" or later.
*8: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU
*9: The Universal model QCPU except the Q00UJCPU.

TableApp．3．8 Special relay

| Number | Name | Meaning | Explanation | Set by （When Set） | Corres－ ponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM796 | Block information using multiple CPU high－speed transmission dedicated instruction （for CPU No．1） | OFF：Block is secured <br> ON：Block set by SD796 cannot be secured | －Turns ON when the number of the remaining blocks of the dedicated instruction transmission area used for the multiple CPU high－speed transmission dedicated instruction（target CPU＝CPU No．1）is less than the number of blocks specified by SD796． Turns ON at instruction execution．Turns OFF when the empty area exists at END processing． | S（When instruction／END processing executed） | New | QnU＊${ }^{\text {² }}$ |
| SM797 | Block information using multiple CPU high－speed transmission dedicated instruction （for CPU No．2） | OFF：Block is secured <br> ON：Block set by SD797 cannot be secured | －Turns ON when the number of the remaining blocks of the dedicated instruction transmission area used for the multiple CPU high－speed transmission dedicated instruction（target CPU＝CPU No．2）is less than the number of blocks specified by SD797． Turns ON at instruction execution．Turns OFF when the empty area exists at END processing． | S（When instruction／END processing executed） | New |  |
| SM798 | Block information using multiple CPU high－speed transmission dedicated instruction （for CPU No．3） | OFF：Block is secured ON ：Block set by SD798 cannot be secured | －Turns ON when the number of the remaining blocks of the dedicated instruction transmission area used for the multiple CPU high－speed transmission dedicated instruction（target CPU＝CPU No．3）is less than the number of blocks specified by SD798． Turns ON at instruction execution．Turns OFF when the empty area exists at END processing． | S（When instruction／END processing executed） | New |  |
| SM799 | Block information using multiple CPU high－speed transmission dedicated instruction （for CPU No．4） | OFF：Block is secured <br> ON：Block set by SD799 cannot be secured | －Turns ON when the number of the remaining blocks of the dedicated instruction transmission area used for the multiple CPU high－speed transmission dedicated instruction（target CPU＝CPU No．4）is less than the number of blocks specified by SD799． Turns ON at instruction execution．Turns OFF when the empty area exists at END processing． | S（When instruction／END processing executed） | New |  |

＊7：The Universal model QCPU except the Q00UJCPU，Q00UCPU，Q01UCPU，and Q02UCPU．
（8）Debug
TableApp．3．9 Special relay

| Number | Name | Meaning | Explanation | Set by （When Set） | Corres－ ponding ACPU M9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM800 | Trace preparation | OFF ：Not ready ON ：Ready | －Switches ON when the trace preparation is completed | S（Status change） | New | Qn（H） <br> QnPH <br> QnPRH <br> QnU＊1 |
| SM801 | Trace start | OFF ：Suspend ON ：Start | －Trace is started when this relay switches ON． <br> －Trace is suspended when this relay switches OFF． （All related special Ms switches OFF．） | U | M9047 |  |
| SM802 | Trace execution in progress | OFF：Suspend ON ：Start | －Switches ON during execution of trace． | S（Status change） | M9046 |  |
| SM803 | Trace trigger | OFF $\rightarrow$ ON：Start | －Trace is triggered when this relay switches from OFF to ON．（Identical to TRACE instruction execution status） | U | M9044 |  |
| SM804 | After trace trigger | OFF ：Not after trigger ON ：After trigger | －Switches ON after trace is triggered． | S（Status change） | New |  |
| SM805 | Trace completed | OFF ：Not completed ON ：End | －Switches ON at completion of trace | S（Status change） | M9043 |  |
| SM826 | Trace error | OFF ：Normal <br> ON ：Errors | －Switches ON if error occurs during execution of trace | S（Status change） | New |  |
| SM829 | Forced registration specification of trace setting | ON ：Forced registration enabled <br> OFF ：Forced registration disabled | －Even when the trace condition or the trigger condition is established，the sampling trace setting can be set to the CPU module by turning SM829 ON and registering the sampling trace setting by GX Developer． | U | New | QnU＊${ }^{\text {1 }}$ |

＊1：The Universal model QCPU except the Q00UJCPU．
(9) A to Q conversion correspondences

Special relays SM1000 to SM1255 are the relays which correspond to ACPU special relays M9000 to M9255 after A to Q conversion.
(However, the Basic model QCPU and Redundant CPU do not support the A to Q conversion.)
These special relays are all set by the system, and cannot be set by the user program. To turn them ON/OFF by the user program, change the special relays in the program into those of QCPU.
However, some of SM1084 and SM1200 to SM1255 (corresponding to M9084 and M9200 to M9255 before conversion) can be turned ON/OFF by the user program, if they could be turned ON/OFF by the user program before conversion. For details on the ACPU special relays, see the user's manuals for the individual CPUs, and MELSECNET or MELSECNET/ B Data Link System Reference Manuals

## QPOINT

Check "Use special relay/special register from SM/SD1000" for "A-PLC" on the PLC system tab of PLC parameter in GX Developer when the converted special relays are used with the High Performance model QCPU, Process CPU, and Universal model QCPU.
When not using the converted special relays, uncheck "Use special relay/special register from SM/SD1000" to save the time taken for processing special relays.

## Remark

The following are additional explanations about the Special Relay for Modification column.
(1) When a special relay for modification is provided, the device number should be changed to the provided QCPU special relay.
(2) When $\square$ is provided, the converted special relay can be used for the device number.
(3) When $x$ is provided, the device number does not work with QCPU.

TableApp.3.10 Special relay

| ACPU <br> Special Relay | Special Relay after Conversion | Special Relay for Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9000 | SM1000 | - | Fuse blown | OFF : Normal <br> ON : Module with blown fuse | - Turned on when there is one or more output modules of which fuse has been blown. <br> - Remains ON if the condition is restored to normal thereafter. <br> - Output modules of remote I/O stations are also checked fore fuse condition. | Qn(H) |
| M9002 | SM1002 | - | I/O module verify error | OFF : Normal <br> ON : Error | - Turned on if the status of I/O module is different form entered status when power is turned on. <br> - Remains ON if the condition is restored to normal thereafter. <br> - I/O module verification is done also to remote I/O station modules. <br> - Reset is enabled only when special registers SD1116 to SD1123 are reset. | $\begin{aligned} & \text { QnPH } \\ & \text { QnU*1 } \end{aligned}$ |

[^25]TableApp.3.11 Special relay

| ACPU <br> Special <br> Relay | Special Relay after Conversion | Special Relay for Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9005 | SM1005 | - | AC DOWN detection | OFF : AC DOWN not detected ON : AC DOWN detected | - Turns ON if an instantaneous power failure of within 20 ms occurs during use of the AC power supply module. <br> - Reset when the power supply is switched OFF, then ON. <br> - Turns ON if an instantaneous power failure of within 10 ms occurs during use of the DC power supply module. <br> - Reset when the power supply is switched OFF, then ON. |  |
| M9006 | SM1006 | - | Battery low | OFF : Normal ON : Battery low | - Turns ON when the battery voltage drops to or below the specified. <br> - Turns OFF when the battery voltage returns to normal thereafter. |  |
| M9007 | SM1007 | - | Battery low latch | OFF : Normal ON : Battery low | - Turns ON when the battery voltage drops to or below the specified. <br> - Remains ON if the battery voltage returns to normal thereafter. | Qn(H) <br> QnPH <br> QnU* ${ }^{11}$ |
| M9008 | SM1008 | SM1 | Self-diagnosis error | OFF : No error ON : Error | - Turned on when error is found as a result of selfdiagnosis. |  |
| M9009 | SM1009 | SM62 | Annunciator detection | OFF : No F number detected ON : F number detected | - Turned on when OUT F of SET F instruction is executed. <br> - Switched off when SD1124 data is cleared to zero. |  |
| M9011 | SM1011 | SM56 | Operation error flag | OFF : No error ON : Error | - Turned on when operation error occurs during execution of application instruction. <br> - Remains ON if the condition is restored to normal thereafter. |  |
| M9012 | SM1012 | SM700 | Carry flag | $\begin{aligned} & \hline \text { OFF : Carry OFF } \\ & \text { ON : Carry ON } \end{aligned}$ | - Carry flag used in application instruction. |  |
| M9016 | SM1016 | $\times$ | Data memory clear flag | OFF : Ignored ON: Output claered | - Clears the data memory including the latch range (other than special relays and special registers) in remote run mode from computer, etc. when SM1016 is on. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9017 | SM1017 | $\times$ | Data memory clear flag | OFF : Ignored ON : Output claered | - Clears the unlatched data memory (other than special relays and special registers) in remote run mode from computer, etc. when SM1017 is on. |  |
| M9020 | SM1020 | - | User timing clock No. 0 |  | - Relay which repeats on/off at intervals of predetermined scan. <br> - When power is turned on or reset is per-formed, the clock starts with off. <br> Set the intervals of on/off by DUTY instruction. <br> DUTY n1 n2 SM1020 <br> n1: ON scan interval <br> n2: OFF scan interval <br> *: If DUTY instruction, which specified from SM 1020 to SM 1024 of User timing clock in programs other than a program for a Universal model QCPU, changes the programmable controller to the Universal model QCPU, the special relays SM 420 to 424 will be replaced. <br> (Universal model QCPUs cannot specify the special relays from SM 1020 to SM1024.) | Qn(H) <br> QnPH <br> QnU" ${ }^{1}$ |
| M9021 | SM1021 | - | User timing clock No. 1 |  |  |  |
| M9022 | SM1022 | - | User timing clock No. 2 |  |  |  |
| M9023 | SM1023 | - | User timing clock No. 3 |  |  |  |
| M9024 | SM1024 | - | User timing clock No. 4 |  |  |  |
| M9025 | SM1025 | - | Clock data set request |  | - Writes the clock data stored in SD1025 to SD1028 to the CPU module after the END instruction is executed in the scan in which SM1025 turned from OFF to ON. |  |
| M9026 | SM1026 | - | Clock data error | OFF : No error ON : Error | - Switched on by clock data (SD1025 to SD1028) error |  |
| M9028 | SM1028 | - | Clock data read request | OFF : Ignored ON : Read request | - Reads clock data to SD1025 to SD1028 in BCD when SD1028 is on. |  |
| M9029 | SM1029 | $\times$ | Batch processing of data communications requests | OFF : Batch processing not conducted <br> ON : Batch processing conducted | - The SM1029 relay is turned on using a sequence program to process all data communication requests accepted during one scan in the END processing of that scan. <br> - The batch processing of the data communication requests can be turned on and off during running. <br> - The default is OFF (processed one at a time for each END processing in the order in which data communication requests are accepted). | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9030 | SM1030 | - | 0.1 second clock | $0.05 \mathrm{~s} \sqrt{0.05 \mathrm{~s}}$ | - 0.1 second, 0.2 second, 1 second and 2 second, clocks are generated. <br> - Not turned on or off per scan but turned on and off even during scan if corresponding time has elapsed. <br> - Starts with off when Programmable Controller power supply is turned on or CPU module reset is performed. | Qn(H) <br> QnPH <br> QnU* ${ }^{11}$ |
| M9031 | SM1031 | - | 0.2 second clock | $0.1 \mathrm{~s} \sqrt{0.1 \mathrm{~s}}$ |  |  |
| M9032 | SM1032 | - | 1 second clock | $\begin{aligned} & 0.5 \mathrm{~s} \\ & \\ & \\ & 0.5 \mathrm{~s} \\ & \\ & \hline \end{aligned}$ |  |  |
| M9033 | SM1033 | - | 2 second clock |  |  |  |

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.3.11 Special relay

| ACPU <br> Special <br> Relay | Special Relay after Conversion | Special Relay for Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9034 | SM1034 | - | $2 n$ minute clock(1 minute clock) ${ }^{*}{ }^{2}$ | $\text { ns } \quad \sqrt{\mathrm{ns}} \quad \square$ | - Alternates between ON and OFF according to the seconds specified at SD414. (Default: $\mathrm{n}=30$ ) <br> - Not turned on or off per scan but turned on and off even during scan if corresponding time has elapsed. <br> - Starts with off when Programmable Controller power supply is turned on or CPU module reset is performed. | Qn(H) QnPH QnU* ${ }^{*}$ |
| M9036 | SM1036 | - | Always ON |  | - Used as dummy contacts of initialization and application instruction in sequence program. <br> - SM1038 and SM1037 are turned on and off without regard to position of key switch on CPU module front. SM1038 and SM1039 are under the same condition as RUN status except when the key switch is at STOP position, and turned off and on. Switched off if the key switch is in STOP position. SM1038 is on for one scan only and SM1039 is off for one scan only if the key switch is not in STOP position. |  |
| M9037 | SM1037 | - | Always OFF | ON <br> OFF |  |  |
| M9038 | SM1038 | - | ON for 1 scan only after RUN |  |  |  |
| M9039 | SM1039 | - | RUN flag(After RUN, OFF for 1 scan only) | $\begin{aligned} & \mathrm{ON} \longleftrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longleftrightarrow 1 \end{aligned}$ |  |  |
| M9040 | SM1040 | SM206 | PAUSE enable coil | OFF : PAUSE disabled ON : PAUSE enabled | - When RUN key switch is at PAUSE position or pause contact has turned on and if SM1040 is on, PAUSE mode is set and SM1041 is turned on. | $\begin{aligned} & \hline \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| M9041 | SM1041 | SM204 | PAUSE status contact | OFF : PAUSE not in effect ON : PAUSE in effect |  | Qn(H) <br> QnPH <br> QnU* ${ }^{1}$ |
| M9042 | SM1042 | SM203 | STOP status contact | OFF : STOP not in effect ON : STOP in effect | - Switched on when the RUN key switch or RUN/STOP switch is in STOP position. |  |
| M9043 | SM1043 | SM805 | Sampling trace completed | OFF : Sampling trace in progress <br> ON : Sampling trace completed | - Turned on upon completion of sampling trace performed the number of times preset by parameter after STRA instruction is executed. <br> Reset when STRAR instruction is executed. |  |
| M9044 | SM1044 | SM803 | Sampling trace | OFF $\rightarrow$ ON instruction as STRA execution ON $\rightarrow$ OFF Same as STRAR instruction execution | - Turning on/off SM1044 can execute STRA/STRAR instruction. <br> (SM1044 is forcibly turned on/off by a peripheral device.) When switched from OFF to ON: STRA instruction When switched from ON to OFF: STRAR instruction The value stored in SD1044 is used as the condition for the sampling trace. <br> At scanning, at time $\rightarrow$ Time ( 10 ms unit) | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| M9045 | SM1045 | $\times$ | Watchdog timer (WDT) reset | OFF : Does not reset WDT ON : Resets WDT | - The SM1045 relay is turned on to reset the WDT when the ZCOM instruction and data communication request batch processing are executed (used when the scan time exceeds 200 ms ). |  |
| M9046 | SM1046 | SM802 | Sampling trace | OFF : Trace not in progress ON : Trace in progress | - Switched on during sampling trace. | Qn(H) <br> QnPH <br> QnU* ${ }^{1}$ |
| M9047 | SM1047 | SM801 | Sampling trace preparations |  | - Sampling trace is not executed unless SM1047 is turned ON. <br> Sampling trace is suspended when SM1047 goes OFF. | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| M9049 | SM1049 | SM701 | Switching the number of output characters | OFF : Output until NULL code encountered ON : 16 characters output | - When SM1049 is OFF, characters up to NULL (ООН) code are output. <br> - When SM1049 is ON, ASCII codes of 16 characters are output. |  |
| M9051 | SM1051 | $\times$ | CHG instruction execution disable | OFF : Enabled ON : Disable | - Switched ON to disable the CHG instruction. <br> - Switched ON when program transfer is requested. Automatically switched OFF when transfer is complete. |  |
| M9052 | SM1052 | $\times$ | SEG instruction switch | OFF : 7SEG segment display ON : I/O partial refresh | - When SM1052 is ON, the SEG instruction is executed as an I/O partial refresh instruction. When SM1052 is OFF, the SEG instruction is executed as a 7-SEG display instruction. |  |

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU
*2: minute clock indicates the name of the special relay (M9034) of the ACPU.

TableApp.3.11 Special relay

| ACPU <br> Special <br> Relay | Special Relay after Conversion | Special <br> Relay for <br> Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9056 | SM1056 | $\times$ | Main side P , I set request |  | - Provides P, I set request after transfer of the other program (for example subprogram when main program is being run) is complete during run. Automatically switched off when P , I setting is complete. | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| M9057 | SM1057 | $\times$ | Sub side $P$, I set request | OFF: Other than when $\mathrm{P}, \mathrm{I}$ set being requested ON: P , I set being requested |  |  |
| M9058 | SM1058 | $\times$ | Main side P, I set completion | Momentarily ON at $\mathrm{P}, \mathrm{I}$ set completion | - Turned ON once when the P, I set has been completed, and then turned OFF again. |  |
| M9059 | SM1059 | $\times$ | Sub program P, I set completion | Momentarily ON at P, I set completion |  |  |
| M9060 | SM1060 | $\times$ | Sub program $2 \mathrm{P}, \mathrm{I}$ set request | OFF : Other than when P, I set being requested ON : P, I set being requested | - Provides P, I set request after transfer of the other program (for example subprogram when main program is being run) is complete during run. Automatically switched off when P , I setting is complete. |  |
| M9061 | SM1061 | $\times$ | Sub program $3 \mathrm{P}, \mathrm{I}$ set request | OFF: Other than when $\mathrm{P}, \mathrm{I}$ set being requested ON: P, I set being requested |  |  |
| M9070 | SM1070 | $\times$ | A8UPU/ A8PUJrequired search time ${ }^{* 3}$ | ```OFF : Read time not shortened ON : Read time shortened``` | - Turned ON to shorten the search time in the A8UPU/ A8PUJ. <br> (In this case, the scan time is extended by $10 \%$.) |  |
| M9084 | SM1084 | $\times$ | Error check | OFF : Error check executed ON : No error check | It is set whether the error checks below are performed or not when the END instruction is processed (to set the END instruction processing time). <br> - Check for fuse blown. <br> - Check of battery <br> - Collation check of I/O module |  |
| M9091 | SM1091 | $\times$ | Operation error details flag | OFF : No error ON : Error | - Turns ON when the detail factor of the operation error is stored into SD1091. <br> - Remains ON if the condition is restored to normal thereafter. |  |
| M9100 | SM1100 | SM320 | Presence/absence of SFC program | $\begin{aligned} & \text { OFF : SFC programs not } \\ & \text { used } \\ & \text { ON : SFC programs used } \end{aligned}$ | - Turned on if the SFC program is registered. <br> - Turned off if the SFC program is not registered. |  |
| M9101 | SM1101 | SM321 | Start/stop SFC program | OFF : SFC programs stop ON : SFC programs start | - The value in SM1100 is set as the initial value. (The relay automatically turns ON when the SFC program is present.) <br> - When this relay turns from ON to OFF, execution of the SFC program stops. <br> - When this relay turns from OFF to ON, execution of the SFC program resumes. |  |
| M9102 | SM1102 | SM322 | SFC program start status | OFF : Initial start ON : Resume start | - The SFC program start mode in the SFC setting of the PLC parameter dialog box is set as the initial value. At initial start: OFF At continue start: ON |  |

*3: The A8UPU/A8PUJ is not available for the QCPU/QnACPU.

TableApp.3.11 Special relay

| ACPU <br> Special <br> Relay | Special Relay after Conversion | Special <br> Relay for Modification | Name | Meaning |  |  | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9103 | SM1103 | SM323 | Presence/absence of continuous transition | OFF : Continuous transition not effective <br> ON : Continuous transition effective |  |  | - Set whether continuous transition will be performed for the block where the "continuous transition bit" of the SFC information device is not set. | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| M9104 | SM1104 | SM324 | Continuous transition suspension flag | OFF : When transition is completed ON : When no transition |  |  | - OFF during operation in the continuous transition mode or during continuous transition, and ON when continuous transition is not executed. <br> - Always ON during operation in the no continuous transition mode. |  |
| M9108 | SM1108 | SM90 | Step transition monitoring timer start (equivalent of SD90) | OFF : Monitoring timer reset ON:Monitoring timer reset start |  |  | - Turns ON when the measurement of the step transition monitoring timer is started. <br> Turning this relay OFF resets the step transition monitoring timer. |  |
| M9109 | SM1109 | SM91 | Step transition monitoring timer start (equivalent of SD91) |  |  |  |  |  |
| M9110 | SM1110 | SM92 | Step transition monitoring timer start (equivalent of SD92) |  |  |  |  |  |
| M9111 | SM1111 | SM93 | Step transition monitoring timer start (equivalent of SD93) |  |  |  |  |  |
| M9112 | SM1112 | SM94 | Step transition monitoring timer start (equivalent of SD94) |  |  |  |  |  |
| M9113 | SM1113 | SM95 | Step transition monitoring timer start (equivalent of SD95) |  |  |  |  |  |
| M9114 | SM1114 | SM96 | Step transition monitoring timer start (equivalent of SD96) |  |  |  |  |  |
| M9196 | SM1196 | SM325 | Operation output at block stop | OFF ON | $\begin{aligned} & \text { il outp } \\ & \text { il outp } \end{aligned}$ | $\begin{aligned} & \text { ut OFF } \\ & \text { ut ON } \end{aligned}$ | - Selects the operation output when block stop is executed. ON : Retains the ON/OFF status of the coil being used by using operation output of the step being executed at block stop. <br> OFF : All coil outputs are turned off. (Operation output by the SET instruction is retained regardless of the ON/OFF status of SM1196.) |  |
| M9197 | SM1197 | $\times$ | Switch between blown fuse and I/O verify error display | $\begin{gathered} \text { SM } \\ 1197 \end{gathered}$ | $\begin{gathered} \text { SM } \\ 1198 \end{gathered}$ | $\begin{gathered} \text { I/O numbers } \\ \text { to be } \\ \text { displayed } \end{gathered}$ | Switches I/O numbers in the fuse blow module storage registers (SD1100 to SD1107) and I/O module verify error storage registers (SD1116 to SD1123) according to the combination of ON/OFF of the SM1197 and SM1198. |  |
|  |  |  |  | OFF | OFF | X/Y0 to 7F0 |  |  |
|  |  |  |  | ON | OFF | $\begin{aligned} & \text { X/Y800 to } \\ & \text { FF0 } \end{aligned}$ |  |  |
| M9198 | SM1198 | $\times$ |  | OFF | ON | $\begin{aligned} & \hline \text { X/Y1000 to } \\ & 17 \mathrm{FO} \end{aligned}$ |  |  |
|  |  |  |  | ON | ON | $\begin{aligned} & \hline \text { X/Y1800 to } \\ & \text { 1FFO } \end{aligned}$ |  |  |
| M9199 | SM1199 | $\times$ | Data recovery of online sampling trace/status latch | OFF : Data recovery disabled ON : Data recovery enabled |  |  | - Recovers the setting data stored in the CPU module at restart when sampling trace/status latch is executed. <br> - SM1199 should be ON to execute again. (Unnecessary when writing the data again from peripheral devices.) |  |

(10) QCPU with built-in Ethernet port

TableApp.3.12 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1270 | Time setting function (SNTP client) execution | OFF : No time setting function (SNTP client) execution ON : Time setting function (SNTP client) execution | Set this to ON when executing the time setting function (SNTP client). <br> (Only when the time setting function is in "Use" with the time setting parameter.) | U | New | QnU ${ }^{* 1}$ |
| SM1273 | Remote password mismatch count clear | OFF : Normal ON : Clear | To clear the acumulated numeber (SD979 to 999) of mismatched remote passwords, the setting SM1273 is executed. | U | New |  |

* 1: This applies to the Built-in Ethernet port QCPU.
(11) Process control instructions

TableApp.3.13 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1500 | Hold mode | OFF : No-hold ON : Hold | - Specifies whether or not to hold the output value when a range over occurs for the S.IN instruction range check. | U | New | QnPH |
| SM1501 | Hold mode | OFF : No-hold ON : Hold | - Specifies whether or not the output value is held when a range over occurs for the S.OUT instruction range check. | U | New | QnPRH |

(12) For redundant systems (Host system CPU information *1) SM1510 to SM1599 are only valid for redundant systems.
All off for standalone systems.
TableApp.3.14 Special relay

| Number | Name | Meaning |  | Explanation |  | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1510 | Operation mode | OFF: Redun backu alone ON : Redun separ | nt system ode, standtem ht system mode | - Turns system | when the operating mode is redundant parate. | S (Each END) | New | QnPRH |
| SM1511 | System A identification flag | - Distinguishes between system A and system B . <br> - The flag status does not change even if the tracking cable is disconnected. |  |  |  | S (Initial) | New |  |
|  |  |  | System A | System B | When TRK. CABLE ERR. <br> (error code: 6210) occurs (Unknown) |  |  |  |
| SM1512 | System B identification flag | SM1511 | ON | OFF | OFF |  |  |  |
|  |  | SM1512 | OFF | ON | OFF |  |  |  |
| SM1513 | Debug mode status flag | OFF : Not in debug mode <br> ON : Debug mode |  | - Turns on when the redundant system operating mode is set to debug mode. |  | S (Initial) | New |  |
| SM1515 | Control system judgment flag | - Indicates operation system status. <br> - The flag status does not change even if the tracking cable is disconnected. |  |  |  | S (Status change) | New |  |
|  |  |  | Control system | Standby system | When TRK. CABLE ERR. (error code: 6210) occurs (Unknown) |  |  |  |
| SM1516 | Standby system judgment flag | SM1515 | ON | OFF | OFF |  |  |  |
|  |  | SM1516 | OFF | ON | OFF |  |  |  |

*1: The information of the host CPU module is stored.

TableApp.3.13 Special relay

| Number | Name | Meaning | Explanation |  |  | Set by <br> (When Set) | Corres- <br> ponding <br> ACPU <br> M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1517 | CPU module startup status | OFF : Power supply on startup <br> ON : Operation system switch start up | - Turns on when the CPU module is started up by the system switching (switching from the standby system to the control system). Remains OFF when the standby system is switched to the control system by a power-ON startup. |  |  | S (Status change) | New | QnPRH |
| SM1518 | Standby system to control system switching status flag |  | - Turns ON once switch between standby system to control system, (ON for 1 scan only) occurs. <br> - This status flag can only be used for scan execution type programs. |  |  | S (Each END) | New |  |
| SM1519 | Previous Control System Identification Flag | $\begin{aligned} & \mathrm{ON} \longrightarrow 1 \text { scan } \\ & \mathrm{OFF} \longleftrightarrow \end{aligned}$ | - On the last operation Control System was System B,if power supply is supplied, or reset is released on both SYSTEM together,After RUN, ON for 1 scan only by System A side. |  |  | S (Each END) | New |  |
| SM1520 | Data tracking transfer trigger specification | OFF: No trigger ON : Trigger | SM1520 | Block 1 | - When data is transferred based on the tracking setting of the redundant parameter dialog box, the target block is specified as trigger. <br> - When "Auto Tracking block No.1" is enabled in the tracking setting, SM1520 is turned ON by the system at power ON/ STOP to RUN. In other cases, SM1520 to SM1583 are turned ON by the user. | $S$ (initial)/U | New |  |
| SM1521 |  |  | SM1521 | Block 2 |  |  |  |  |
| SM1522 |  |  | SM1522 | Block 3 |  |  |  |  |
| SM1523 |  |  | SM1523 | Block 4 |  |  |  |  |
| SM1524 |  |  | SM1524 | Block 5 |  |  |  |  |
| SM1525 |  |  | SM1525 | Block 6 |  |  |  |  |
| SM1526 |  |  | SM1526 | Block 7 |  |  |  |  |
| SM1527 |  |  | SM1527 | Block 8 |  |  |  |  |
| SM1528 |  |  | SM1528 | Block 9 |  |  |  |  |
| SM1529 |  |  | SM1529 | Block 10 |  |  |  |  |
| SM1530 |  |  | SM1530 | Block 11 |  |  |  |  |
| SM1531 |  |  | SM1531 | Block 12 |  |  |  |  |
| SM1532 |  |  | SM1532 | Block 13 |  |  |  |  |
| SM1533 |  |  | SM1533 | Block 14 |  |  |  |  |
| SM1534 |  |  | SM1534 | Block 15 |  |  |  |  |
| SM1535 |  |  | SM1535 | Block 16 |  |  |  |  |
| SM1536 |  |  | SM1536 | Block 17 |  |  |  |  |
| SM1537 |  |  | SM1537 | Block 18 |  |  |  |  |
| SM1538 |  |  | SM1538 | Block 19 |  |  |  |  |
| SM1539 |  |  | SM1539 | Block 20 |  |  |  |  |
| SM1540 |  |  | SM1540 | Block 21 |  |  |  |  |
| SM1541 |  |  | SM1541 | Block 22 |  |  |  |  |
| SM1542 |  |  | SM1542 | Block 23 |  |  |  |  |
| SM1543 |  |  | SM1543 | Block 24 |  |  |  |  |
| SM1544 |  |  | SM1544 | Block 25 |  |  |  |  |
| SM1545 |  |  | SM1545 | Block 26 |  |  |  |  |
| SM1546 |  |  | SM1546 | Block 27 |  |  |  |  |
| SM1547 |  |  | SM1547 | Block 28 |  |  |  |  |
| SM1548 |  |  | SM1548 | Block 29 |  |  |  |  |

TableApp.3.13 Special relay


TableApp.3.13 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1593 | Setting to access extension base unit of standby system CPU | OFF : Error ON : Ignored | Sets the operation for the case accessing buffer memory of the intelligent function module mounted on the extension base unit from the standby system CPU in separate mode. <br> OFF : "OPERATION ERROR" (error code: 4112) will be returned when accessing buffer memory of the intelligent function module on the extension base unit from the standby system CPU. <br> ON : No processing is performed when accessing buffer memory of intelligent function module on the extension base unit from the standby system CPU. | U | New | QnPRH*2 |
| SM1595 | Memory copy to other system start flag | OFF : Start memory copy <br> ON : No memory copy initiated | - When SM1595 is turned from OFF to ON, memory copy from control system to standby system starts. Note that when SM1595 is turned from OFF to ON, memory copy does not start if the I/O No. of the copy destination (standby system CPU module: 3D1H) is not stored in SD1595. |  |  | QnPRH |
| SM1596 | Memory copy to other system status flag | OFF : Memory copy not executed <br> ON : Memory copy executed | - Turns on while memory is copied to other system. <br> - Turns off when memory copy execution has completed. | S (Starting to copy/finish) |  |  |
| SM1597 | Memory copy to other system completion flag | OFF : Memory copy not completed <br> ON : Memory copy completed | - Turns on once the memory copying to the other system has completed. | S (finish)/U | New |  |
| SM1598 | Copy contents of standard ROM during memory copy | OFF : Copy standard ROM data <br> ON : Standard ROM data is not copied | - If set to on by user, the standard ROM data is not copied to the other system while memory copy is executing. | U |  |  |

*2: The module whose first 5 digits of serial No. is "09012" or later.
(13) For redundant system (Other system CPU information *1)

SM1600 to SM1650 only valid for the CPU redundant system backup mode, so they cannot be refreshed during the separate mode.
Either the backup mode or the separate mode is valid for the SM4651 to SM1699. SM1600 to SM1699 are all turned off for stand-alone system.

TableApp.3.14 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresp onding Host SM $\square$ *2 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1600 | Other system error flag | OFF : No error ON : Error | - Turns on when an error occurs during redundant system. Error check (Turns on single bit of SD1600.) <br> - Is off when no errors are present | S (Each END) | - | QnPRH |
| SM1610 | Other system diagnostics error | OFF : No error ON : Error | - Turns on when a diagnostics error occurs. (Includes error detection when annunciator is ON , and by CHK instruction) <br> - Corresponds to status of SM0 at other system | S (Each END) | SMO |  |
| SM1611 | Other systems self diagnostics error. | OFF : No self diagnostics error occurred <br> ON : Self diagnostics error occurred | - Turns on when a self diagnostics error occurs. (Does not include error detection when annunciator is ON , and by CHK instruction) <br> - Corresponds to status of SM1 at other system | S (Each END) | SM1 |  |
| SM1615 | Other system common error information | OFF : No common error information present <br> ON : Common error information present | - Turns on when there is common error information at other system <br> - Corresponds to status of SM5 at other system | S (Each END) | SM5 | QnPRH |
| SM1626 | Error individual information for other systems | OFF : No individual error information present <br> ON : Individual error information present | - Turns on when there is individual error information at other system <br> - Corresponds to status of SM16 at other system | S (Each END) | SM16 |  |
| SM1649 | Standby system cancel error flag | OFF to ON: <br> Cancels error of standby system | By turning this relay from OFF to ON, the continue error that occurred in the standby system CPU module can be canceled. <br> Use SD1649 to specify the error code of the error to be canceled. | U | - |  |

[^26](14) For redundant system (tracking)

Either the backup mode or the second mode is valid for SM1700 to SM1799.
All is turned off for stand-alone system.
TableApp.3.15 Special relay

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU <br> M9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1700 | Transfer trigger completion flag | OFF : Transfer not completed ON : Transfer completed | - Turns on for one scan, once transfer of block 1 to block 64 is completed. | S (status change) |  |  |
| SM1709 | Manual system switching disable/ enable setting during online program change redundant tracking | ON : Manual system switching enabled (Disable canceled) OFF : Manual system switching disabled | (1) Turning this relay from OFF to ON enables manual system switching during online program change redundant tracking. <br> After the manual system switching disable status is canceled, the system automatically turns off SM1709. <br> (2) System switching due to any of the following conditions is executed even during online program change redundant tracking, regardless of the status of this relay. <br> -Power off, reset, hardware failure, CPU stop error <br> (3) In either of the following statuses, the system switching disable status can also be canceled by this relay. <br> -Multiple-block online program change redundant tracking execution status <br> -File batch online program change redundant tracking execution status | S (When executed)/U | New | QnPRH |
| SM1710 | Transfer tracking data during online program change enable flag | OFF : No device tracking <br> ON : Transfer device memory | (1) Set whether the tracking of the following data will be executed or not during online program change redundant tracking. <br> -Device memory <br> (Including SM/SD that will automatically execute tracking) <br> -PIDINIT information, S.PIDINIT information, SFC information <br> (2) SM1710 can be also used to set whether tracking will be executed or not while online change of multiple program blocks or batch of files is being performed to ensure consistency of both systems. <br> (3) This SM is also transferred form control system CPU module to standby system CPU module by tracking data. | U |  |  |

TableApp.3.15 Special relay

| Number | Name | Meaning | Explanation |  |  | Set by (When Set) | Corresponding ACPU | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1712 | Transfer trigger completion flag | OFF : Transfer uncompleted ON : Transfer completed | SM1712 | Block 1 | Turns ON only during one scan when the transmission of the corresponding block is completed. | S (status change) | New | QnPRH |
| SM1713 |  |  | SM1713 | Block 2 |  |  |  |  |
| SM1714 |  |  | SM1714 | Block 3 |  |  |  |  |
| SM1715 |  |  | SM1715 | Block 4 |  |  |  |  |
| SM1716 |  |  | SM1716 | Block 5 |  |  |  |  |
| SM1717 |  |  | SM1717 | Block 6 |  |  |  |  |
| SM1718 |  |  | SM1718 | Block 7 |  |  |  |  |
| SM1719 |  |  | SM1719 | Block 8 |  |  |  |  |
| SM1720 |  |  | SM1720 | Block 9 |  |  |  |  |
| SM1721 |  |  | SM1721 | Block 10 |  |  |  |  |
| SM1722 |  |  | SM1722 | Block 11 |  |  |  |  |
| SM1723 |  |  | SM1723 | Block 12 |  |  |  |  |
| SM1724 |  |  | SM1724 | Block 13 |  |  |  |  |
| SM1725 |  |  | SM1725 | Block 14 |  |  |  |  |
| SM1726 |  |  | SM1726 | Block 15 |  |  |  |  |
| SM1727 |  |  | SM1727 | Block 16 |  |  |  |  |
| SM1728 |  |  | SM1728 | Block 17 |  |  |  |  |
| SM1729 |  |  | SM1729 | Block 18 |  |  |  |  |
| SM1730 |  |  | SM1730 | Block 19 |  |  |  |  |
| SM1731 |  |  | SM1731 | Block 20 |  |  |  |  |
| SM1732 |  |  | SM1732 | Block 21 |  |  |  |  |
| SM1733 |  |  | SM1733 | Block 22 |  |  |  |  |
| SM1734 |  |  | SM1734 | Block 23 |  |  |  |  |
| SM1735 |  |  | SM1735 | Block 24 |  |  |  |  |
| SM1736 |  |  | SM1736 | Block 25 |  |  |  |  |
| SM1737 |  |  | SM1737 | Block 26 |  |  |  |  |
| SM1738 |  |  | SM1738 | Block 27 |  |  |  |  |
| SM1739 |  |  | SM1739 | Block 28 |  |  |  |  |
| SM1740 |  |  | SM1740 | Block 29 |  |  |  |  |
| SM1741 |  |  | SM1741 | Block 30 |  |  |  |  |
| SM1742 |  |  | SM1742 | Block 31 |  |  |  |  |
| SM1743 |  |  | SM1743 | Block 32 |  |  |  |  |
| SM1744 |  |  | SM1744 | Block 33 |  |  |  |  |
| SM1745 |  |  | SM1745 | Block 34 |  |  |  |  |
| SM1746 |  |  | SM1746 | Block 35 |  |  |  |  |
| SM1747 |  |  | SM1747 | Block 36 |  |  |  |  |
| SM1748 |  |  | SM1748 | Block 37 |  |  |  |  |
| SM1749 |  |  | SM1749 | Block 38 |  |  |  |  |
| SM1750 |  |  | SM1750 | Block 39 |  |  |  |  |
| SM1751 |  |  | SM1751 | Block 40 |  |  |  |  |
| SM1752 |  |  | SM1752 | Block 41 |  |  |  |  |
| SM1753 |  |  | SM1753 | Block 42 |  |  |  |  |
| SM1754 |  |  | SM1754 | Block 43 |  |  |  |  |
| SM1755 |  |  | SM1755 | Block 44 |  |  |  |  |
| SM1756 |  |  | SM1756 | Block 45 |  |  |  |  |
| SM1757 |  |  | SM1757 | Block 46 |  |  |  |  |
| SM1758 |  |  | SM1758 | Block 47 |  |  |  |  |
| SM1759 |  |  | SM1759 | Block 48 |  |  |  |  |

TableApp.3.15 Special relay

| Number | Name | Meaning | Explanation |  |  | Set by (When Set) | Corresponding ACPU M9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1760 | Transfer trigger completion flag | $\begin{array}{ll} \text { OFF }: & \text { Transmission } \\ & \text { uncompleted } \\ \text { ON } & : \text { Transmission end } \end{array}$ | SM1760 | Block 49 | Turns ON only during one scan when the transmission of the corresponding block is completed. | S (status change) | New | QnPRH |
| SM1761 |  |  | SM1761 | Block 50 |  |  |  |  |
| SM1762 |  |  | SM1762 | Block 51 |  |  |  |  |
| SM1763 |  |  | SM1763 | Block 52 |  |  |  |  |
| SM1764 |  |  | SM1764 | Block 53 |  |  |  |  |
| SM1765 |  |  | SM1765 | Block 54 |  |  |  |  |
| SM1766 |  |  | SM1766 | Block 55 |  |  |  |  |
| SM1767 |  |  | SM1767 | Block 56 |  |  |  |  |
| SM1768 |  |  | SM1768 | Block 57 |  |  |  |  |
| SM1769 |  |  | SM1769 | Block 58 |  |  |  |  |
| SM1770 |  |  | SM1770 | Block 59 |  |  |  |  |
| SM1771 |  |  | SM1771 | Block 60 |  |  |  |  |
| SM1772 |  |  | SM1772 | Block 61 |  |  |  |  |
| SM1773 |  |  | SM1773 | Block 62 |  |  |  |  |
| SM1774 |  |  | SM1774 | Block 63 |  |  |  |  |
| SM1775 |  |  | SM1775 | Block 64 |  |  |  |  |

(15) Redundant power supply module information

TableApp.3.16 Special relay

| Number | Name | Meaning | Explanation | Set by <br> (When Set) | Corresponding ACPU M9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM1780 | Power supply off detection flag | OFF : No redundant power supply module with input power OFF detected <br> ON : Redundant power supply module with input power OFF detected | - Turns ON when one or more redundant power supply modules with input power OFF are detected. <br> - Turns on if any of SD1780 bits is on. <br> - Turns off if all bits of SD1780 are off. <br> - Turns OFF when the main base unit is not the redundant main base unit (Q38RB). <br> - When the multiple CPU system is configured, the flags are stored only to the CPU No.1. | S (Each END) | New | $\begin{aligned} & \mathrm{Qn}(H)^{* 2} \\ & \mathrm{QnPH} \\ & \text { QnPRH } \\ & \mathrm{QnU}^{* 3} \end{aligned}$ |
| SM1781 | Power supply failure detection flag | OFF : No faulty redundant power supply module detected <br> ON: Faulty redundant power supply module detected | - Turns ON when one or more faulty redundant power supply modules are detected. <br> - Turns on if any of SD1781 bits is on. <br> - Turns off if all bits of SD1781 are off. <br> - Turns OFF when the main base unit is not the redundant main base unit (Q38RB). <br> - When the multiple CPU system is configured, the flags are stored only to the CPU No.1. | S (Each END) |  |  |
| SM1782 | Momentary power failure detection flag for power supply $1^{* 1}$ | $\left\lvert\, \begin{aligned} & \text { OFF : }: \begin{array}{c} \text { No momentary power } \\ \text { failure detected } \\ \text { ON } \end{array}: \begin{array}{ll} \text { Momentary power } \\ \text { failure detected } \end{array} \end{aligned}\right.$ | - Turns ON when a momentary power failure of the input power supply to the power supply 1 or 2 is detected one or more times. After turning ON, remains ON even if the power supply recovers from the momentary power failure. <br> - Turns OFF the flag (SM1782, SM1783) of the power supply $1 / 2$ when the CPU module starts. <br> - When the input power to one of the redundant power supply modules turns OFF the corresponding flag turns OFF. <br> - Turns OFF when the main base unit is not the redundant main base unit (Q38RB). <br> - When the multiple CPU system is configured, the flags are stored only to the CPU No.1. |  |  |  |
| SM1783 | Momentary power failure detection flag for power supply $2{ }^{* 1}$ |  |  | S (Each END) |  |  |

1: The "power supply 1 " indicates the redundant power supply module mounted on the POWER 1 slot of the redundant base unit (Q38RB/Q68RB/Q65WRB).
The "power supply 2 " indicates the redundant power supply module mounted on the POWER 2 slot of the redundant base unit (Q38RB/Q68RB/Q65WRB).
*2: The module whose first 5 digits of serial No. is "04012" or later.
However, for the multiple CPU system configuration, this applies to all CPU modules whose first 5 digits of serial No. are " 07032 " or later.
*3: The module whose first 5 digits of serial No. is "10042" or later.

## Appendix 4 SPECIAL REGISTER LIST

The special registers, SD, are internal registers with fixed applications in the Programmable Controller.

For this reason, it is not possible to use these registers in sequence programs in the same way that normal registers are used.

However, data can be written as needed in order to control the CPU modules.
Data stored in the special registers are stored as BIN values if no special designation has been made to the contrary.

The heading descriptions in the following special register lists are shown in 4.1.
TableApp.4.1 Descriptions of the special register lists headings

| Item | Function of Item |
| :---: | :---: |
| Number | - Indicates special register number |
| Name | - Indicates name of special register |
| Meaning | - Indicates contents of special register |
| Explanation | - Discusses contents of special register in more detail |
| Set by (When set) | - Indicates whether the relay is set by the system or user, and, if it is set by the system, when setting is performed. <br> <Set by> <br> S : Set by system <br> U : Set by user (sequence programs or test operations from GX Developer) <br> S/U : Set by both system and user <br> <When set> <br> Indicated only for registers set by system <br> Each END : Set during each END processing <br> Initial : Set only during initial processing (when power supply is turned ON, or when going from STOP to RUN) <br> Status change : Set only when there is a change in status <br> Error : Set when error occurs <br> Instruction execution : Set when instruction is executed <br> Request : Set only when there is a user request (through SM, etc.) <br> System switching : Set when system switching is executed. |
| Corresponding ACPU M9■ロロ | - Indicates corresponding special register in ACPU <br> (When the contents are changed, the special register is represented D9 $\square$ format change. Incompatible with the Q00J/Q00/Q01 and QnPRH.) <br> - New indicates the special register newly added to the Q series CPU module. |
| Corresponding CPU | Indicates the relevant CPU module.  <br> QCPU : Indicates all the Q series CPU modules. <br> Q00J/Q00/Q01 : Indicates the Basic model QCPU. <br> Qn(H) : Indicates the High Performance model QCPU. <br> QnPH : Indicates the Process CPU. <br> QnPRH : Indicates the Redundant CPU. <br> QnU : Indicates the Universal model QCPU <br> Each CPU type name : Can be applied only to the specific CPU. (e.g. Q02U) |

For details on the following items, refer to the following manuals:

- Networks $\rightarrow$ Manual of the corresponding network module
- SFC $\rightarrow$ QCPU(Q mode)/QnACPU Programming Manual (SFC)


## PPOINT

Do not change the values of special relays set by the system with user program or device test operations.
Doing so may result in system downtime or communication fault.
(1) Diagnostic Information

TableApp.4.2 Special register


TableApp.4.2 Special register


TableApp.4.2 Special register


TableApp.4.2 Special register


[^27]TableApp.4.2 Special register


TableApp.4.2 Special register

*6 : Extensions are shown below.
TableApp.4.3 Extension name

| SDn |  | SDn+1 |  | Extension <br> Name |
| :---: | :---: | :---: | :---: | :--- |
| Higher 8 bits | Lower 8 bits | Higher 8 bits | File Type |  |
| 51 H | 50 H | 41 H | QPA | Parameters |
| 51 H | 50 H | 47 H | QPG | • Sequence program <br> $\cdot$ SFC program |
| 51 H | 43 H | 44 H | QCD | Device comment |
| 51 H | 44 H | 49 H | QDI | Initial device value |
| 51 H | 44 H | 52 H | QDR | File register |
| 51 H | 44 H | 4 CH | QDL | Local device <br> (Other than the Basic model QCPU) |
| 51 H | 54 H | 44 H | QTD | Sampling trace data <br> (Other than the Basic model QCPU) |
| 51 H | 46 H | 44 H | QFD | Breakdown history data <br> (Other than the Basic model QCPU and <br> the Universal model QCPU) |
| 51 H | 53 H | 54 H | QST | SP.DEVST/S.DEVLD instruction file <br> (For Universal model QCPU only) |

TableApp.4.2 Special register


TableApp.4.2 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD50 | Error reset | Error number that performs error reset | - Stores error number that performs error reset | U | New | QCPU |
| SD51 | Battery low latch | Bit pattern indicating where battery voltage drop occurred | - All corresponding bits go 1(ON) when battery voltage drops. <br> - Subsequently, these remain 1(ON) even after battery voltage has been returned to normal. <br> *1: This does not apply to Basic model QCPU. <br> - In the alarm, data can be held within the time specified for battery low. <br> - The error indicates the complete discharge of the battery. | S (Error) | New |  |
| SD52 | Battery low | Bit pattern indicating where battery voltage drop occurred | - Same configuration as SD51 above <br> - After the alarm is detected (ON), the alarm turns OFF by error detection (ON). (For the Universal model QCPU only) <br> - Turns to 0 (OFF) when the battery voltage returns to normal thereafter. | S (Error) | New |  |
| SD53 | AC/DC DOWN detection | Number of times for AC/DC DOWN detection | - Every time the input voltage falls to or below $85 \%$ (AC power)/65\% (DC power) of the rating during operation of the CPU module, the value is incremented by 1 and stored in BIN code. <br> - The counter repeats increment and decrement of the value ; $0 \rightarrow 32767 \rightarrow-32768 \rightarrow 0$ | S (Error) | D9005 |  |
| SD60 | Number of module with blown fuse | Number of module with blown fuse | - Value stored here is the lowest station I/O number of the module with the blown fuse. | S (Error) | D9000 |  |
| SD61 | I/O module verify error number | I/O module verify error module number | - The lowest I/O number of the module where the I/O module verification number took place. | S (Error) | D9002 |  |

TableApp.4.2 Special register


TableApp.4.2 Special register


[^28]TableApp.4.2 Special register

(2) System information

TableApp.4.4 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD200 | Status of switch | Status of CPU switch | • The CPU switch status is stored in the following format:  <br> 1): CPU switch status 0: RUN <br> 1: STOP <br> 2: L.CLR <br> 2): Memory card <br> switch Always OFF <br> b8 through b12 correspond to <br> SW1 through SW5 of system <br> setting switch 1. <br> 0: OFF, 1: ON. <br> b13 through b15 are empty. <br> 3): DIP switch to | S (Every END processing) | New | Qn(H) QnPH QnPRH |
|  |  |  | - The CPU switch status is stored in the following format: | S (Every END processing) | New | Q00J/Q00/Q01 |
|  |  |  | - The CPU switch status is stored in the following format: | S (when RUN/ STOP/RESET switch changed) | New | QnU |
| SD201 | LED status | Status of CPU-LED | - The following bit patterns store the status of the LEDs on the CPU module: <br> - 0 is off, 1 is on, and 2 is flicker. <br> (The Basic model QCPU does not include 3) to 8).) | S (Status change) | New | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
|  |  |  | - The following bit patterns store the status of the LEDs on the CPU module: <br> - 0 is off, 1 is on, and 2 is flicker. <br> 1): RUN <br> 5): BOOT <br> 2): ERROR <br> 6): Empty <br> 3): USER <br> 7): Empty <br> 4): BAT. <br> 8): MODE <br> (The Q00UJCPU, Q00UCPU, and Q01UCPU do not include 5).) | S (Status change) | New | QnU |

TableApp.4.4 Special register

| Number | Name | Meaning | Explanation | Set by <br> (When Set) | Corres- <br> ponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD202 | LED off command | Bit pattern of LED that is turned off | - Specify the LEDs to be turned off using this register, and turn SM202 from OFF to ON to turn off the specified LEDs. <br> USER and BOOT can be specified as the LEDs to be turned off. <br> - Specify the LEDs to be turned off in the following bit pattern. (Turned off at 1 , not be turned off at 0 .) <br> (The Q00UJCPU, Q00UCPU, and Q01UCPU cannot specify the BOOT LED.) | U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SD203 | Operating status of CPU | Operating status of CPU | - The CPU operating status is stored as indicated in the following figure: <br> 1): Operating status 0: RUN <br> of CPU 1: STEP-RUN (For the QnACPU only) <br>  2: STOP <br> 3: PAUSE  <br> 2): STOP/PAUSE 0: Instruction in remote operation program <br> cause from RUN/STOP switch ("RUN/STOP/ <br>  RESET switch" for Basic model QCPU) <br>  1: Remote contact <br> 2: Remote operation from GX Developer/  <br> serial communication, etc.  <br> Note: Priority is <br> earliest first <br> 3: Internal program instruction <br> 4: Error | S (Every END processing) | D9015 format change | QCPU |
| SD204 | LED display color | CPU-LED display color | - The LED display color of the LED status shown in SD201 1) to 8). <br> (The Q00UJCPU, Q00UCPU, and Q01UCPU do not include 5).) | $S$ (status change) | New | QnU |

TableApp.4.4 Special register


TableApp.4.4 Special register


TableApp.4.4 Special register

*9: Function version is $B$ or later.

TableApp.4.4 Special register

*10: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.
*11: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.

TableApp.4.4 Special register

*14: The module whose first 5 digits of serial No. is "08032" or later.
*15: The module whose first 5 digits of serial No. is "09012" or later.
*16: The module whose first 5 digits of serial No. is "10042" or later.

TableApp.4.4 Special register

| Number | Name | Meaning |  | Explanation | Set by (When Set) | Corresponding ACPU D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD305 | Device assignment (Index register) | 16 bit modification Number of points assigned for Z |  | - Stores the number of points of index register $(Z)$ to be modified in the range of 16 bits. <br> (The assignment is set by the ZR device index modification setting parameter.) | S (Initial) | New | QnU |
| SD306 <br> SD307 | Device assignment (Same as parameter contents) | Number of points assigned for ZR (for extension) |  | - Stores the number of ZR device points (except the number of points of extended data register (D) and extended link register (W)). The number of assignment points of $Z R$ device is stored into this SD only when 1 k point or more is set to the extended data register ( D ) and extended link register (W). | S (Initial) |  |  |
| SD308 <br> SD309 | Device assignment (assignment including the number of points set to the extended data register (D) and extended link register (W)) | Number of points assigned for $D$ (for inside + for extension) |  | - Stores the total number of points of the extended data register (D) and data register in internal device memory area (stores the value in 32-bit binary). |  | New | QnU** ${ }^{* 17}$ |
| SD310 <br> SD311 |  | Number of points assigned for W (for inside + for extension) |  | - Stores the total number of points of the extended link register (W) and link register in internal device memory area (stores the value in 32-bit binary). |  |  |  |
| SD315 | Time reserved for communication processing | Time reserved for communication processing |  | - Reserves the designated time for communication processing with GX Developer or other units. <br> - The greater the value is designated, the shorter the response time for communication with other devices (GX Developer, serial communication units) becomes. <br> - If the designated value is out of the range above, it is processed that no setting is made. <br> - Setting range: 1 to 100 ms <br> - Note that the scan time becomes longer by the designated time. | U | New | $\begin{gathered} \text { Q00J/Q00/Q01 } \\ \text { Qn(H) } \\ \text { QnPH } \\ \text { QnPRH } \end{gathered}$ |
| SD340 | Ethernet information | No. of modules installed |  | - Indicates the number of mounted Ethernet module. | S (Initial) | New | QCPU |
| SD341 |  |  | I/O No. | - Indicates I/O No. of mounted Ethernet module |  |  |  |
| SD342 |  |  | Network No. | - Indicates network No. of mounted Ethernet module |  |  |  |
| SD343 |  |  | Group No. | - Indicates group No. of mounted Ethernet module |  |  |  |
| SD344 |  |  | Station <br> No. | - Indicates station No. of mounted Ethernet module |  |  |  |
| SD345 to SD346 |  |  | Empty | - Empty <br> (With QCPU, the Ethernet module IP address of the 1st module is stored in buffer memory.) |  |  | Qn(H) |
| SD347 |  |  | Empty | - Empty (With QCPU, the Ethernet module error code of the 1st module is read with the ERRRD instruction.) |  |  | QnPH QnPRH Qnu* ${ }^{10}$ |
| $\begin{aligned} & \hline \text { SD348 to } \\ & \text { SD354 } \end{aligned}$ | Ethernet information | Information from 2nd module |  | - Configuration is identical to that for the first module. | S (Initial) | New |  |
| $\begin{aligned} & \hline \text { SD355 to } \\ & \text { SD361 } \end{aligned}$ |  | Information from 3rd module |  | - Configuration is identical to that for the first module. |  |  | $\begin{aligned} & \hline \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| $\begin{aligned} & \hline \text { SD362 to } \\ & \text { SD368 } \end{aligned}$ |  | Information from 4th module |  | - Configuration is identical to that for the first module. |  |  | $\begin{aligned} & \text { QnPRH } \\ & \text { QnU**11 } \end{aligned}$ |

*10: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.
*11: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*17: The Universal model QCPU except the Q00UJCPU.

TableApp.4.4 Special register


TableApp.4.4 Special register

| Number | Name | Meaning | Explanation |  |  |  | Set by (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD393 | Multiple CPU system information | Number of multiple CPUs | - The number of CPU modules that comprise the multiple CPU system is stored. (1 to 3, Empty also included) |  |  |  | S (Initial) | New | $\begin{gathered} \text { Q00/Q01*9 } \\ \text { QnU } \end{gathered}$ |
| SD394 |  | CPU mounting information | - The CPU module types of No. 1 CPU to 3 and whether the CPU modules are mounted or not are stored. |  |  |  |  |  | Q00/Q01 ${ }^{*}{ }^{\text {a }}$ |
| SD395 |  | Multiple CPU number | - In a multiple CPU system configuration, the CPU number of the host CPU is stored. <br> CPU No. 1: 1, CPU No. 2: 2, CPU No. 3: 3, CPU No. 4: 4 |  |  |  | S (Initial) | New | $\begin{gathered} \text { Q00/Q01*9 } \\ \text { Qn }(\mathrm{H})^{*}{ }^{*} \\ \text { QnPH } \\ \text { QnU } \end{gathered}$ |
| SD396 |  | No. 1 CPU operation status | The operation information of each CPU No. is stored. (The information on the number of multiple CPUs indicated in SD393 is stored.) |  |  |  | S (END processing error) | New | $\begin{gathered} \text { Q00/Q01 }{ }^{* 9} \\ \text { QnU*17 } \end{gathered}$ |
| SD397 |  | No. 2 CPU operation status |  |  |  |  |  |  |  |
| SD398 |  | No. 3 CPU operation status |  |  |  |  |  |  |  |
| SD399 |  | No. 4 CPU operation statu |  |  |  |  | QnU*11 |  |  |

*9: Function version is B or later.
*11: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*17: The Universal model QCPU except the Q00UJCPU.
(3) System clocks/counters

TableApp.4.5 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD412 | 1 second counter | Number of counts in 1-second units | - Following programmable controller CPU module RUN, 1 is added each second <br> - Count repeats from 0 to 32767 to -32768 to 0 | S (Status change) | D9022 | QCPU |
| SD414 | 2 n second clock setting | 2 n second clock units | - Stores value n of 2 n second clock (Default is 30 ) <br> - Setting can be made between 1 and 32767 | U | New |  |
| SD415 | 2nms clock setting | 2 nms clock units | - Stores value n of 2 nms clock (Default is 30) <br> - Setting can be made between 1 and 32767 | U | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SD420 | Scan counter | Number of counts in each scan | - Incremented by 1 for each scan execution after the CPU module is set to RUN. <br> (Not counted by the scan in an initial execution type program.) <br> - Count repeats from 0 to 32767 to -32768 to 0 | S (Every END processing) | New |  |
|  |  |  | - Incremented by 1 for each scan execution after the CPU module is set to RUN. <br> - Count repeats from 0 to 32767 to -32768 to 0 | S (Every END processing) | New | Q00J/Q00/Q01 |
| SD430 | Low speed scan counter | Number of counts in each scan | - Incremented by 1 for each scan execution after the CPU module is set to RUN. <br> - Count repeats from 0 to 32767 to -32768 to 0 <br> - Used only for low speed execution type programs | S (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |

TableApp.4.6 Special register

| Number | Name | Meaning | Explanation | Set by <br> (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD500 | Execution program No. | Program No. in execution | - Program number of program currently being executed is stored as BIN value. | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SD510 | Low speed excution type program No. | Low speed execution type program No. in execution | - Program number of low speed excution type program No. currently being executed is stored as BIN value. <br> - Enabled only when SM510 is ON. | S (Every END processing) | New | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| SD520 | Current scan time | Current scan time (in 1 ms units) | - The current scan time is stored into SD520 and SD521. (Measurement is made in $100 \mu \mathrm{~s}$ units. (For the Universal model QCPU, in $1 \mu \mathrm{~s}$ units.)) <br> SD520: Stores the ms place. (Storage range: 0 to 65535) <br> SD521: Stores the $\mu$ s place. (Storage range: 0 to 900 (For the Universal model QCPU, storage range is 0 to 999)) <br> (Example) When the current scan time is 23.6 ms , the following values are stored. $\begin{aligned} & \text { SD520 }=23 \\ & \text { SD521 }=600 \end{aligned}$ | S (Every END processing) | D9018 format change |  |
| SD521 |  | Current scan time (in $100 \mu \mathrm{~s}$ units) |  | S (Every END processing) | New | QCPU |
| SD522 | Initial scan time | Initial scan time (in 1 ms units) | - Stores the scan time of an initial execution type program into SD522 and SD523. <br> (Measurement is made in $100 \mu$ s units. (For the Universal model QCPU, in $1 \mu$ s units.)) <br> SD522: Stores the ms place. (Storage range: 0 to 65535) SD523: Stores the $\mu \mathrm{s}$ place. (Storage range: 0 to 900 (For the Universal model QCPU, storage range is 0 to 999)) | S (First END processing) | New |  |
| SD523 |  | Initial scan time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD524 | Minimum scan time | Minimum scan time (in 1 ms units) | - Stores the minimum value of the scan time except that of an initial execution type program into SD524 and SD525. (Measurement is made in $100 \mu \mathrm{~s}$ units. (For the Universal model QCPU, in $1 \mu \mathrm{~s}$ units.)) SD524: Stores the ms place. (Storage range: 0 to 65535) SD525: Stores the $\mu$ s place. (Storage range: 0 to 900 (For the Universal model QCPU, storage range is 0 to 999)) | S (Every END processing) | D9017 format change | Qn(H) <br> QnPH |
| SD525 |  | Minimum scan time (in $100 \mu \mathrm{~s}$ units) |  | S (Every END processing) | New | $\begin{aligned} & \text { QnPRH } \\ & \text { QnU } \end{aligned}$ |
| SD526 | Maximum scan time | Maximum scan time (in 1 ms units) | - Stores the maximum value of the scan time except that of an initial execution type program into SD526 and SD527. (Measurement is made in $100 \mu$ s units. (For the Universal model QCPU, in $1 \mu \mathrm{~s}$ units.)) SD526: Stores the ms place. (Storage range: 0 to 65535) SD527: Stores the $\mu$ s place. (Storage range: 0 to 900 (For the Universal model QCPU, storage range is 0 to 999)) | S (Every END processing) | D9019 format change |  |
| SD527 |  | Maximum scan time (in $100 \mu \mathrm{~s}$ units) |  |  | New |  |
| SD528 | Current scan time for low speed execution type programs | Current scan time (in 1 ms units) | - Stores the current scan time of a low speed execution type program into SD528 and SD529. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD528: Stores the ms place. (Storage range: 0 to 65535) <br> SD529: Stores the $\mu$ s place. (Storage range: 0 to 900 ) | S (Every END processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SD529 |  | Current scan time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD532 | Minimum scan time for low speed execution type programs | Minimum scan time (in 1 ms units) | - Stores the minimum value of the scan time of a low speed execution type program into SD532 and SD533. <br> (Measurement is made in $100 \mu$ s units.) <br> SD532: Stores the ms place. (Storage range: 0 to 65535) <br> SD533: Stores the $\mu$ s place. (Storage range: 0 to 900) | S (Every END processing) | New |  |
| SD533 |  | Minimum scan time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD534 | Maximum scan time for low speed execution type programs | Maximum scan time (in 1 ms units) | - Stores the maximum value of the scan time except that of the first scan of a low speed execution type program into SD534 and SD535. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD534: Stores the ms place. (Storage range: 0 to 65535) <br> SD535: Stores the $\mu$ s place. (Storage range: 0 to 900) | S (Every END processing) | New |  |
| SD535 |  | Maximum scan time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD540 | END processing time | END processing time (in 1 ms units) | - Stores the time from the end of a scan execution type program to the start of the next scan into SD540 and SD541. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.(For the Universal model QCPU, in $1 \mu \mathrm{~s}$ units.)) <br> SD540: Stores the ms place. (Storage range: 0 to 65535) <br> SD541: Stores the $\mu \mathrm{s}$ place. (Storage range: 0 to 900 ) (Storage range: 0 <br> to 900 (For the Universal model QCPU, storage range is 0 to 999)) | S (Every END processing) | New | Qn(H) QnPH |
| SD541 |  | END processing time (in $100 \mu \mathrm{~s}$ units) |  |  |  | QnPRH QnU |

TableApp.4.6 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD524 <br> SD525 | Minimum scan time | Minimum scan time (in 1 ms units) <br> Minimum scan time (in $100 \mu \mathrm{~s}$ units) | - Stores the minimum value of the scan time into SD524 and SD525. (Measurement is made in $100 \mu \mathrm{~s}$ units.) SD524: Stores the ms place. (Storage range: 0 to 65535) SD525: Stores the $\mu$ s place. (Storage range: 0 to 900) | S (Every END processing) | New | Q00J/Q00/Q01 |
| SD526 <br> SD527 | Maximum scan time | Maximum scan time (in 1 ms units) <br> Maximum scan time (in $100 \mu \mathrm{~s}$ units) | - Stores the maximum value of the scan time into SD526 and SD527. (Measurement is made in $100 \mu \mathrm{~s}$ units.) SD526: Stores the ms place. (Storage range: 0 to 65535) SD527: Stores the $\mu$ s place. (Storage range: 0 to 900) | S (Every END processing) |  |  |
| SD540 | END processing time | END processing time (in 1 ms units) | - Stores the time from when the scan program ends until the next scan starts into SD540 and SD541. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD540: Stores the ms place. (Storage range: 0 to 65535) <br> SD541: Stores the $\mu$ s place. (Storage range: 0 to 900) | S (Every END processing) | New |  |
| SD541 |  | END processing time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD542 | Constant scan wait time | Constant scan wait time (in 1 ms units) | - Stores the wait time for constant scan setting into SD542 and SD543. (Measurement is made in $100 \mu \mathrm{~s}$ units. (For the Universal model QCPU, in $1 \mu$ s units.)) <br> SD542: Stores the ms place. (Storage range: 0 to 65535) SD543: Stores the $\mu$ s place. (Storage range: 0 to 900 (For the Universal model QCPU, storage range is 0 to 999)) | S (Every END processing) | New | QCPU |
| SD543 |  | Constant scan wait time (in 100 $\mu$ s units) |  |  |  |  |
| SD544 | Cumulative execution time for low speed execution type programs | Cumulative execution time for low speed execution type programs (in 1 ms units) | - Stores the cumulative execution time of a low speed execution type program into SD544 and SD545. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD544: Stores the ms place. (Storage range: 0 to 65535) <br> SD545: Stores the $\mu$ s place. (Storage range: 0 to 900) <br> - Cleared to 0 after the end of one low speed scan. | S (Every END processing) | New | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| SD545 |  | Cumulative execution time for low speed execution type programs (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD546 | Execution time for low speed execution type programs | Execution time for low speed execution type programs (in 1 ms units) | - Stores the execution time of a low speed execution type program during one scan into SD546 and SD547. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD546: Stores the ms place. (Storage range: 0 to 65535) <br> SD547: Stores the $\mu$ s place. (Storage range: 0 to 900) <br> - Stored every scan. | S (Every END processing) | New |  |
| SD547 |  | Execution time for low speed execution type programs (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD548 | Scan execution type program execution time | Scan execution type program execution time (in 1 ms units) | - Stores the execution time of a scan execution type program during one scan into SD548 and SD549. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD548: Stores the ms place. (Storage range: 0 to 65535) <br> SD549: Stores the $\mu$ s place. (Storage range: 0 to 900) <br> - Stored every scan. | S (Every END processing) | New | Qn(H) <br> QnPH <br> QnPRH |
| SD549 |  | Scan execution type program execution time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD548 | Scan program execution time | Scan program execution time (in 1 ms units) | - Stores the execution time of a scan program during one scan into SD548 and SD549. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units. (For the Universal model QCPU, in $1 \mu \mathrm{~s}$ units.)) <br> SD548: Stores the ms place. (Storage range: 0 to 65535) <br> SD549: Stores the $\mu$ s place. (Storage range: 0 to 900 (For the Universal model QCPU, storage range is 0 to 999)) <br> - Stored every scan. | S (Every END processing) | New | Q00J/Q00/Q01QnU |
| SD549 |  | Scan program execution time (in $100 \mu \mathrm{~s}$ units) |  |  |  |  |
| SD550 | Service interval measurement module | Unit/module No. | - Sets I/O number for module that measures service interval. | U | New | Qn(H) <br> QnPH <br> QnPRH |
| SD551 | Service interval time | Module service interval (in 1 ms units) | - Stores the service interval for the module specified in SD550 into SD551 and SD552 when SM551 is turned ON. <br> (Measurement is made in $100 \mu \mathrm{~s}$ units.) <br> SD551: Stores the ms place. (Storage range: 0 to 65535) <br> SD552: Stores the $\mu$ s place. (Storage range: 0 to 900) | S (Request) | New |  |
| SD552 |  | Module service interval (in $100 \mu$ s units) |  |  |  |  |

(5) Memory card

TableApp.4.7 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD600 | Memory card typs | Memory card typs | - Indicates the type of the memory card installed. <br> (The bits for the drive 1 (RAM) type and drive 2 (ROM) type are fixed to " 0 " in the Q00UJCPU, Q00UCPU, and Q01UCPU.) | $S$ (Initial and card removal) | New | Qn(H) <br> QnPH <br> QnPRH QnU |
| SD602 | Drive 1 (Memory card RAM) capacity | Drive 1 capacity | - Drive 1 capacity is stored in 1 k byte units. <br> - (Empty capacity after format is stored.) | S (Initial and card removal) | New | Qn(H) QnPH |
| SD603 | Drive 2 <br> (Memory card <br> ROM) capacity | Drive 2 capacity | - Drive 2 capacity is stored in 1 k byte units. ${ }^{* 1}$ | S (Initial and card removal) | New | $\begin{gathered} \text { QnPRH } \\ \text { Qnu** } \end{gathered}$ |
| SD604 | Memory card use conditions | Memory card use conditions | - The use conditions for memory card are stored as bit patterns . (In use when ON) <br> - The significance of these bit patterns is indicated below: | S (Status change) | New | Qn(H) <br> QnPH <br> QnPRH |
|  | Memory card use conditions | Memory card use conditions | - The use conditions for memory card are stored as bit patterns . (In use when ON) <br> - The significance of these bit patterns is indicated below: | S (Status change) | New | QnU* ${ }^{\text {2 }}$ |
|  |  |  | b0 : Boot operation (QBT) ${ }^{* 1}$ b8 : Not used <br> b1 : Parameters (QPA) b9 : Not used <br> b2 : Device comments (QCD) b10: Not used <br> b3 : Device initial value (QDI) ${ }^{*}$ 2 b11 : Local device (QDL) <br> b4 : File register R (QDR) b12: Not used <br> b5 : Sampling trace (QTD) b13: Not used <br> b6 : Not used b14 : Not used <br> b7 : Backup data (QBP) ${ }^{* 3}$ b15: Not used <br> *1: Turned ON at boot start and OFF at boot completion. <br> *2: Turned ON when reflection of device initial value is started and OFF when reflection of device initial value is completed. <br> *3: The module whose first 5 digits of serial No. is "10102" or later. |  |  |  |

*1: When the Q2MEM-8MBA is used, value stored in the special register SD603 differs depending on the combination of the serial number of the High Performance model QCPU and the manufacture control number of the ATA card.
For details, refer to QCPU User's Manual (Hardware Design, Maintenance and Inspection).
*2: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.

TableApp.4.7 Special register

*3: The Universal model QCPU except the Q00UJCPU.
*10: On the Basic model QCPU, data is set at STOP to RUN or RSET instruction execution after parameter execution.

TableApp.4.7 Special register

*3: The Universal model QCPU except the QOOUJCPU.
*4: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.
*10: On the Basic model QCPU, data is set at STOP to RUN or RSET instruction execution after parameter execution.

TableApp.4.7 Special register



[^29]| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD691 | Backup execution status | Backup execution status display (Percentage) | - Displays the execution status of data backup to the memory card in percentage ( 0 to $100 \%$ ). <br> - " 0 " is set when the backup starts. | S (Status change) | New |  |
| SD692 | Restoration error factor | Factor of error occurred in the restoration | Stores the factor of an error that occurred in the restoration. <br> Each error factor is as follows: <br> 800 H : The CPU module model name is not matched. <br> 801 H : The file password is set only for the restoration destination data or is not matched. <br> 810H: The verified backup data file is not matched or the backup data read failed. | S (Error occurrence) | New |  |
| SD693 | Restoration status | Current restoration status | Stores the current restoration execution status. <br> Each error factor is as follows: <br> 0 : Before restoration start <br> 1 : Restoration in execution <br> 2 : Restoration completed <br> FF: Restoration error <br> Sets " 0 " (Before restoring), however, when the restoration is completed only during the automatic restoration. | S (Status change) | New | QnU*1 |
| SD694 | Restoration execution status | Restoration execution status display (Percentage) | - Displays the execution status of restoration to the CPU module in percentage (0 to 100\%). <br> - " 0 " is set before the restoration. <br> Sets "0" (Before restoring), however, when the restoration is completed only during the automatic restoration. | S (Status change) | New |  |
| SD695 | Specification of writing to standard ROM instruction count | Specification of writing to standard ROM instruction count | - Specifies the maximum number of executions of the writing to standard ROM instruction (SP.DEVST) to write to the standard ROM per day. <br> - When the number of executions of the writing to standard ROM instruction exceeds the number of times set by SD695, "OPERATION ERROR" (error code: 4113) occurs. <br> - The setting range for SD695 is 1 to 32767 . If 0 or value outside the range is set, "OPERATION ERROR" (error code: 4113) occurs at execution of the writing to standard ROM instruction. | U | New | QnU |
| SD696 | Available memory in memory card | Available memory in memory card | Stores the available memory in memory card. (Stores the value in 32-bit binary.) | S (Backup in operation) | New | QnU* ${ }^{\text {¹ }}$ |
| SD697 |  |  |  |  |  |  |
| SD698 | Backup data capacity | Backup data capacity | Stores the backup data capacity. (Stores the value in 32-bit binary.) |  |  |  |
| SD699 |  |  |  |  |  |  |

[^30](6) Instruction-Related Registers

TableApp.4.8 Special register


TableApp.4.8 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SD774 } \\ & \text { to } \\ & \text { SD775 } \end{aligned}$ | PID limit setting (for complete derivative) | 0 : With limit <br> 1: Without limit | - Specify the limit of each PID loop as shown below. | U | New | Qn(H) QnPRH QnU |
| SD774 | PID limit setting (for complete derivative) | 0 : With limit <br> 1: Without limit | - Specify the limit of each PID loop as shown below. | U | New | Q00J/Q00/Q01 ${ }^{* 9}$ |
|  |  | b0 to b14: <br> 0 : Do not | - Selects whether or not the data is refreshed when the COM instruction is executed. <br> - Designation of SD778 is made valid when SM775 turns ON. <br> - Refresh between multiple CPUs by COM instruction is performed under the following occasion. <br> Receiving operation from other device: b4 of SD778(refresh in the CPU shared memory) is turned to 1. <br> Sending operation from host CPU : b15 of SD778(communication with peripheral device is executed/nonexecuted) is turned to 0 . | U | New | Q00J/QOO/Q01* ${ }^{\text {9 }}$ $\operatorname{Qn}(H)^{* 11}$ |
| SD778 | Refresh processing selection when the COM/ CCOM instruction is executed | refresh <br> 1: Refresh b15 bit <br> 0: Communication with CPU module is executed <br> 1: Communication withCPU module is nonexecuted | - Selects whether or not the data is refreshed when the COM instruction is executed. <br> - Designation of SD778 is made valid when SM775 turns ON. <br> - Refresh between multiple CPUs by COM instruction is performed under the following occasion. <br> Receiving operation from other device: b4 of SD778(refresh in the CPU shared memory) is turned to 1 . <br> Sending operation from host CPU : b15 of SD778(communication with peripheral device is executed/nonexecuted) is turned to 0 . <br> - When b2 (refresh of the CC-Link IE controller network and MELSECNET/H) of SD778 is 1, the CC-Link IE controller network and MELSECNET/H perform refresh. Therefore, if there are many refresh points, processing time for the COM instruction will be extended. | U | New | Qn(H) ${ }^{* 13}$ <br> QnPH*12 <br> QnPRH |

*9: Function version is B or later.
*11: The module whose first 5 digits of serial No. is "04012" or later.
*12: The module whose first 5 digits of serial No. is "07032" or later
*13: The module whose first 5 digits of serial No. is "09012" or later.

TableApp.4.8 Special register

| Number | Name | Meaning | Explanation |  |  |  |  | Set by (When Set) | Corresponding ACPU D9ㅁ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD778 | Refresh processing selection when the COM/ CCOM instruction is executed | b0 to b14: <br> 0: Do not <br> refresh <br> 1: Refresh <br> b15 bit <br> 0: communication with peripheral device is executed <br> 1: communication with peripheral device is nonexecuted |  |  |  |  |  | U | New | QnU |
| $\begin{aligned} & \text { SD781 } \\ & \text { to } \\ & \text { SD793 } \end{aligned}$ | Mask pattern of IMASK instruction | Mask pattern | - Stores the mask patterns masked by the IMASK instruction as follows: <br> (The Q00UJCPU, Q00UCPU, and Q01UCPU cannot use the special registers SD786 to SD793.) |  |  |  |  | S (During execution) | New | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| $\begin{aligned} & \text { SD781 } \\ & \text { to } \\ & \text { SD785 } \end{aligned}$ | Mask pattern of IMASK instruction | Mask pattern | - Stores the mask patterns masked by the IMASK instruction as follows: |  |  |  |  | S (During execution) | New | Q00J/Q00/Q01 |
| $\begin{aligned} & \text { SD794 } \\ & \text { to } \\ & \text { SD795 } \end{aligned}$ | PID limit setting (for incomplete derivative) | 0 : With limit <br> 1: Without limit | - Specify the limit of each PID loop as shown below. |  |  |  |  | U | New | $\mathrm{Qn}(\mathrm{H})^{* 13}$ QnPRH QnU |
| SD794 | PID limit setting (for incomplete derivative) | 0 : With limit <br> 1: Without limit | - Specify the limit of each PID lo | $\begin{array}{c\|} \hline \begin{array}{c} \text { as shown } \\ \text { b7 } \end{array} \\ \hline \text { Loop8 } \\ \hline \end{array}$ | n below <br> to | $\begin{gathered} \text { b1 } \\ \hline \text { Loop2 } \\ \hline \end{gathered}$ | $\frac{\text { b0 }}{\text { Loop1 }}$ | U | New | Q00J/Q00/Q01 ${ }^{* 9}$ |

*9: Function version is B or later.
*13: The module whose first 5 digits of serial No. is "09012" or later.

TableApp.4.8 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corres- <br> ponding ACPU D9 9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD796 | Maximum number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.1) | Maximum number of blocks range for dedicated instructions <br> Range: 1 to 7 (Default: 2 Or when setting other than 1 to 7 , the register operates as 7). | - Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU=CPU No.1). When the dedicated instruction of Multiple CPU transmission is executed to the CPU No.1, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM796 is turned ON, which is used as the interlock signal for consecutive execution of the dedicated instruction of Multiple CPU transmission. | U (At 1 scan after RUN) | New | QnU**14*15 |
| SD797 | Maximum number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.2) |  | - Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU=CPU No.2). When the dedicated instruction of Multiple CPU transmission is executed to the CPU No.2, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM797 is turned ON, which is used as the interlock signal for consecutive execution of the dedicated instruction of Multiple CPU transmission. | U (At 1 scan after RUN) | New |  |
| SD798 | Maximum number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.3) |  | - Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU=CPU No.3). When the dedicated instruction of Multiple CPU transmission is executed to the CPU No.3, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM798 is turned ON, which is used as the interlock signal for consecutive execution of the dedicated instruction of Multiple CPU transmission. | U (At 1 scan after RUN) | New |  |
| SD799 | Maximum number of blocks used for the multiple CPU highspeed transmission dedicated instruction setting (for CPU No.4) |  | - Specifies the maximum number of blocks used for the multiple CPU high-speed transmission dedicated instruction (target CPU=CPU No.4). When the dedicated instruction of Multiple CPU transmission is executed to the CPU No.4, and the number of empty blocks of the dedicated instruction transmission area is less than the setting value of this register, SM799 is turned ON, which is used as the interlock signal for consecutive execution of the dedicated instruction of Multiple CPU transmission. | U (At 1 scan after RUN) | New |  |

*14: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
*15: The range is from 1 to 9 for the Q03UDCPU, Q04UDCPU, and Q06UDHCP whose first 5 digits of serial number is "10012" or earlier. (Default: 2 Or when setting other than 1 to 9 , the register operates as 9 ).
(7) Debug

TableApp.4.9 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD840 | Debug function usage | Debug function usage | Stores the status of the debug function usage as shown below. <br> 0: Forced ON/OFF for external I/O <br> 1: Executional conditioned device test 2 to 15:Absent (0 fix) external I/O | S (Status change) | New | QnU*1 |

*1: The module whose first 5 digits of serial No. is "10042" or later.
(8) Redundant CPU information (host system CPU information ${ }^{* 1}$ )

TableApp.4.10 Special register

| Number | Name | Meaning | Explanation | Set by <br> (When Set) | Corres- <br> ponding <br> ACPU <br> D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD952 | History of memory copy from control system to standby system | Latest status of memory copy from control system to standby system | Stores the completion status of the memory copy from control system to standby system executed last. <br> 1) Stores the same value as stored into SD1596 at normal completion/ abnormal completion of the memory copy from control system to standby system. <br> 2) Backed up for a power failure, this special register holds the status of memory copy from control system to standby system executed last. <br> 3) Cleared to 0 by latch clear operation. | S (Status change) | New | QnPRH |

*1: The host system CPU information is stored.
(9) Remote password count

TableApp.4.11 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD979 | Direct MELSOFT connection | Count of unlock processing failures | Stores the count of unlock processing failures. <br> Range: 0 to FFFEH (FFFFH when the limit is exceeded) | S(Status change) | New | QnU* ${ }^{\text {¹ }}$ |
| $\begin{array}{\|l\|} \hline \text { SD980 to } \\ \text { SD995 } \end{array}$ | Connection 1 to 16 |  |  |  |  |  |
| SD998 | MELSOFT connection using TCP port |  |  |  |  |  |
| SD999 | FTP <br> communi cation port |  |  |  |  |  |

*1: This applies to the Built-in Ethernet port QCPU.
(10) A to Q conversion

ACPU special registers D9000 to D9255 correspond to Q special registers SD1000 to SD1255 after A to Q/QnA conversion.
(However, the Basic model QCPU and Redundant CPU do not support the A to Q conversion.)
These special registers are all set by the system, and cannot be set by the user program. To set data by the user program, correct the program for use of the QCPU special registers. However, some of SD1200 to SD1255 (corresponding to D9200 to 9255 before conversion) can be set by the user program if they could be set by the user program before conversion. For details on the ACPU special registers, refer to the user's manual for the corresponding CPU, and MELSECNET or MELSECNET/B Data Link System Reference Manuals.

## XPOINT

Check "Use special relay/special register from SM/SD1000" for "A-PLC" on the PLC system tab of PLC parameter in GX Developer when the converted special registers are used with the High Performance model QCPU, Process CPU, and Universal model QCPU.
When not using the converted special registers, uncheck "Use special relay/ special registers from SM/SD1000" to save the time taken for processing special registers.

## Remark

## Supplemental explanation on "Special Register for Modification" column

(1) For the device numbers for which a special register for modification is specified, modify it to the special register for QCPU.
(2) For the device numbers for which $\square$ is specified, special register after conversion can be used.
(3) Device numbers for which $x$ is specified do not function for QCPU.

TableApp.4.13 Special register

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.4.13 Special register

| ACPU <br> Special <br> Register | Special <br> Register after Conversion | Special <br> Register for Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9009 | SD1009 | SD62 | Annunciator detection | F number at which external failure has occurred | - When one of F0 to 2047 is turned on by OUT F or SET $F$ instruction, the $F$ number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. <br> - SD1009 can be cleared by RST F or LEDR instruction. If another F number has been detected, the clearing of SD1009 causes the next number to be stored in SD1009. | Qn(H) <br> QnPH <br> QnU* ${ }^{1}$ |
| D9010 | SD1010 | $\times$ | Error step | Step number at which operation error has occurred. | - When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. <br> Thereafter, each time operation error occurs, the contents of SD1010 are renewed. |  |
| D9011 | SD1011 | $\times$ | Error step | Step number at which operation error has occurred. | - When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Since the step number is stored into SD1011 when SM1011 turns from OFF to ON, the data of SD1011 is not updated unless SM1011 is cleared by a user program. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| D9014 | SD1014 | $\times$ | I/O control mode | I/O control mode number | - The I/O control mode set is returned in any of the following numbers: <br> 0 : Both input and output in direct mode <br> 1: Input in refresh mode, output in direct mode <br> 3: Both input and output in refresh mode |  |
| D9015 | SD1015 | SD203 | Operating status of CPU | Operating status of CPU | - The operation status of CPU as shown below are stored in SD1015. <br> b 15 to b 12 b 11 to b 8 b 7 to b 4 b 3 to b 0 <br> *1: When the CPU mdoule is in RUN mode and SM1040 is off, the CPU module remains in RUN mode if changed to PAUSE mode. | Qn(H) <br> QnPH <br> QnU* ${ }^{1}$ |

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.4.13 Special register

| ACPU <br> Special <br> Register | Special <br> Register after Conversion | Special <br> Register for Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9016 | SD1016 | $\times$ | Program number | 0: Main program (ROM) <br> 1: Main program (RAM) <br> 2: Subprogram 1 (RAM) <br> 3: Subprogram 2 (RAM) <br> 4: Subprogram 3 (RAM) <br> 5: Subprogram 1 (ROM) <br> 6: Subprogram 2 (ROM) <br> 7: Subprogram 3 (ROM) <br> 8: Main program ( $\mathrm{E}^{2}$ PROM) <br> 9: Subprogram 1 (E²PROM) <br> A: Subprogram 2 ( $E^{2}$ PROM) <br> B: Subprogram 3 (E²PROM) | - Indicates which sequence program is run presently. One value of 0 to $B$ is stored in BIN code. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \hline \end{aligned}$ |
| D9017 | SD1017 | SD524 | Scan time | Minimum scan time (10 ms units) | - If scan time is smaller than the content of SD1017, the value is newly stored at each END. Namely, the minimum value of scan time is stored into SD1017 in BIN code. |  |
| D9018 | SD1018 | SD520 | Scan time | Scan time (10 ms units) | - At every END, the scan time is stored in BIN code and always rewritten. | QnPH <br> QnU*1 |
| D9019 | SD1019 | SD526 | Scan time | Maximum scan time (10 ms units) | - If scan time is larger than the content of SD1019, the value is newly stored at each END. Namely, the maximum value of scan time is stored into SD1019 in BIN code. |  |
| D9020 | SD1020 | $\times$ | Constant scan | Constant scan time (User sets in 10 ms units) | - Sets the interval between consecutive program starts in multiples of 10 ms . $\begin{array}{ll} 0 & : \text { No setting } \\ 1 \text { to } 200 & : \text { Set. Program is executed at intervals of (set } \\ & \text { value }) \times 10 \mathrm{~ms} . \end{array}$ | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| D9021 | SD1021 | - | Scan time | Scan time (1 ms units) | - At every END, the scan time is stored in BIN code and always rewritten. |  |
| D9022 | SD1022 | SD412 | 1 second counter | Count in units of 1s. | - When the PC CPU starts running, it starts counting 1 every second. <br> - It starts counting up from 0 to 32767 , then down to -32768 and then again up to 0 . Counting repeats this routine. |  |
| D9025 | SD1025 | - | Clock data | Clock data (year, month) | - The year (last two digits) and month are stored as BCD code as shown below. <br> b 15 to b 12 b 11 to b 8 b 7 to b 4 b 3 to b 0 Example: | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| D9026 | SD1026 | - | Clock data | Clock data (day, hour) | - The day and hour are stored as BCD code as shown below. b15 to b12b11 to b8b7 to b4b3 to b0 Example: |  |
| D9027 | SD1027 | - | Clock data | Clock data (minute, second) | - The minute and second are stored as BCD code as shown below. b 15 to b 12 b 11 to b 8 b 7 to b 4 b 3 to b 0 Example: |  |

1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.4.13 Special register

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
ACPU \\
Special \\
Register
\end{tabular} \& \begin{tabular}{l}
Special \\
Register after Conversion
\end{tabular} \& \begin{tabular}{l}
Special \\
Register for Modification
\end{tabular} \& Name \& Meaning \& Details \& Corresponding CPU \\
\hline D9028 \& SD1028 \& - \& Clock data \& Clock data (day of week) \& - The day of the week is stored as BCD code as shown below. \& Qn(H) QnPH QnU*1 \\
\hline D9035 \& SD1035 \& SD648 \& Extension file register \& Use block No. \& - Stores the block No. of the extension file register being used in BCD code. \& \\
\hline \begin{tabular}{l} 
D9036 \\
\\
\hline
\end{tabular} \& SD1036

SD1037 \& \begin{tabular}{|c}
$\times$ <br>
<br>
<br>
<br>
$\times$

 \& Extension file registerfor designation of device number \& Device number when individual devices from extension file register are directly accessed \& 

- Designate the device number for the extension file register for direct read and write in 2 words at SD1036 and SD1037 in BIN data. <br>
Use consecutive numbers beginning with R0 of block No. 1 to designate device numbers.
\end{tabular} \& <br>

\hline | D9038 |
| :--- |
|  |
| D9039 | \& SD1038

SD1039 \& SD207

SD208 \& LED display priority ranking \& \begin{tabular}{l}
Priorities 1 to 4 <br>
\hline Priorities 5 to 7

 \& 

- Sets priority of ERROR LEDs which illuminate (or flicker) to indicate errors with error code numbers. <br>
- Configuration of the priority setting areas is as shown below. <br>
- For details, refer to the applicable CPUs User's Manual and the ACPU Programming manual (Fundamentals).
\end{tabular} \& Qn(H) <br>

\hline D9044 \& SD1044 \& $\times$ \& For sampling trace \& Step or time during sampling trace \& | - Turned on/off with a peripheral device. |
| :--- |
| When STRA or STRAR instruction is executed, the value stored in SD1044 is used as the sampling trace condition. |
| At scanning--------0 |
| At time $\qquad$ Time (10 msec unit) |
| The value is stored into SD1044 in BIN code. | \& <br>


\hline D9049 \& SD1049 \& $\times$ \& Work area for SFC \& Block number of extension file register \& | - Stores the block number of the expansion file register which is used as the work area for the execution of a SFC program in a binary value. |
| :--- |
| - Stores "0" if an empty area of 16K bytes or smaller, which cannot be expansion file register No. 1, is used or if SM320 is OFF. | \& <br>


\hline D9050 \& SD1050 \& $\times$ \& SFC program error number \& Error code generated by SFC program \& | - Stores error code of errors occurred in the SFC program in BIN code. |
| :--- |
| 0 : No error |
| 80: SFC program parameter error |
| 81: SFC code error |
| 82: Number of steps of simultaneous execution exceeded |
| 83: Block start error |
| 84: SFC program operation error | \& <br>


\hline D9051 \& SD1051 \& $\times$ \& Error block \& Block number where error occurred \& | - Stores the block number in which an error occurred in the SFC program in BIN code. |
| :--- |
| In the case of error 83 the starting block number is stored. | \& <br>


\hline D9052 \& SD1052 \& $\times$ \& Error step \& Step number where error occurred \& | - Stores the step number, where error code 84 occurred in an SFC program, in BIN value. |
| :--- |
| - Stores " 0 " when error code 80,81 or 82 occurred. |
| - Stores the block stating step number when error code 83 occurs. | \& <br>

\hline
\end{tabular}

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.4.13 Special register

| ACPU <br> Special <br> Register | Special <br> Register after Conversion | Special Register for Modification | Name | Meaning | Details | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9053 | SD1053 | $\times$ | Error transition | Transition condition number where error occurred | - Stores the transition condition number, where error code 84 occurred in an SFC program, in BIN value. <br> Stores " 0 " when error code 80, 81, 82 or 83 occurred. |  |
| D9054 | SD1054 | $\times$ | Error sequence step | Sequence step number where error occurred | - Stores the sequence step number of transfer condition and operation output in which error 84 occurred in the SFC program in BIN code. |  |
| D9055 | SD1055 | SD812 | Status latch execution step number | Status latch step | - Stores the step number when status latch is executed. <br> - Stores the step number in a binary value if status latch is executed in a main sequence program. <br> - Stores the block number and the step number if status latch is executed in a SFC program. | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| D9072 | SD1072 | $\times$ | PLC communication check | Data check of serial communication module | - In the self-loopback test of the serial communication module, the serial communication module writes/reads data automatically to make communication checks. | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |
| D9085 | SD1085 | $\times$ | Register for setting time check value | 1 s to 65535 s | - Sets the time check time of the data link instructions (ZNRD, ZNWR) for the MELSECNET/10. <br> - Setting range : 1 s to 65535 s (1 to 65535) <br> - Setting unit : 1 s <br> - Default value : 10 s (If 0 has been set, default 10 s is applied) | Qn(H) |
| D9090 | SD1090 | $\times$ | Number of special functions modules over | Number of special functions modules over | - For details, refer to the manual of each microcomputer program package. |  |
| D9091 | SD1091 | $\times$ | Detailed error code | Self-diagnosis detailed error code | - Stores the detail code of cause of an instruction error. | Qn(H) QnPH QnU* ${ }^{*}$ |
| D9094 | SD1094 | SD251 | Head I/O number of $I / O$ module to be replaced | Head I/O number of I/ O module to be replaced | - Stores the first two digits of the head I/O number of the I/O module, which will be dismounted/mounted online (with power on), in BIN value. <br> Example) Input module $\mathrm{X} 2 \mathrm{FO} \rightarrow \mathrm{H} 2 \mathrm{~F}$ | $\begin{aligned} & \mathrm{Qn}(\mathrm{H}) \\ & \mathrm{QnPH} \end{aligned}$ |
| D9095 | SD1095 | SD200 | DIP switch information | DIP switch information | - The DIP switch information of the CPU module is stored in the following format. <br> 0: OFF 1: ON <br> 1: ON | $\begin{aligned} & \text { Qn(H) } \\ & \text { QnPH } \end{aligned}$ |

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.4.13 Special register

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU

TableApp.4.13 Special register

*1: The relevant modules are as follows:

- The Universal model QCPU whose serial number (first five digits) is "10102" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU
(11) QCPU with built-in Ethernet port

TableApp.4.14 Special register

*1: This applies to the Built-in Ethernet port QCPU.

TableApp.4.15 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1282 | Open completion signal | Stores open completion status | Open completion status of connections (whose open system is socket communication) using socket communication functions is stored. <br> All bits corresponding to connections using any communications other than the socket communication are fixed to " 0 ". <br> 0 : Open processing is not completed. <br> 1 : Open processing is completed. | S (Status change) | New | QnU* ${ }^{2}$ |
| SD1284 | Open request signal | Stores open request status | Open request status of connections using socket communication functions is stored. <br> All bits corresponding to connections using any communications other than the socket communication are fixed to " 0 ". <br> 0 : No open requests <br> 1 : In open request | S (Status change) | New | QnU* ${ }^{2}$ |
| SD1286 | Reception status signal | Stores reception status | Reception status of connections using socket communication functions is stored. <br> All bits corresponding to connections using any communications other than the socket communication are fixed to " 0 ". <br> For TCP (Normal reception mode) <br> 0 : Data have not been received. <br> 1 : Data have been received. <br> For TCP (Fixed length reception mode) <br> 0 : Data have not been received ,or received data size has not been reached to valid buffer size. <br> 1 : Received data size has been reached to valid buffer size. <br> For UDP <br> 0 : Data have not been received. <br> 1 : Data have been received. | S (Status change) | New | QnU* ${ }^{\text {2 }}$ |
| SD1288 | Built-in Ethernet port connection status | Stores connection status of built-in Ethernet port | Connection status of built-in Ethernet port is stored. <br> It may take several seconds for the QCPU to determine whether to connect or disconnect a built-in Ethernet port. | S (Status change) | New | QnU* ${ }^{\text {2 }}$ |

*2: The built-in Ethernet port QCPU whose serial number (first five digits) is "11012" or later is targeted.
(12) Fuse blown module

TableApp.4.16 Special register

| Number | Name | Meaning | Explanation |  |  |  |  |  |  |  |  |  |  |  | Set by (When Set) | Corres- <br> ponding <br> ACPU <br> D9 $\qquad$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1300 | Fuse blown module | Bit pattern in units of 16 points, indicating the modules whose fuses have blown <br> 0 : No blown fuse <br> 1 : Blown fuse present | - The numbers of output modules whose fuses have blown are input as a bit pattern (in units of 16 points). <br> (If the module numbers are set by parameter, the parameter-set numbers are stored.) <br> - Also detects blown fuse condition at remote station output modules b15b14b13b12b11b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 |  |  |  |  |  |  |  |  |  |  |  | S (Error) | D9100 | Qn(H) <br> QnPH <br> QnPRH <br> QnU |
| SD1301 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D9101 |  |
| SD1302 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D9102 |  |
| SD1303 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D9103 |  |
| SD1304 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D9104 |  |
| SD1305 |  |  | SD1300 |  | 0 |  | 0 |  | $\begin{array}{c\|c} \hline 1 & 0 \\ \hline \text { (880) } \end{array}$ | 0 | 0 | 00 | 0 | 00 |  | D9105 |  |
| SD1306 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D9106 |  |
| SD1307 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D9107 |  |
| SD1308 |  |  | 1331 |  | 0 | 0 | 0 |  | 00 | 0 | 0 | $0\left(\begin{array}{c}1 \\ \binom{15}{30}\end{array}\right.$ |  | 00 |  | New |  |
| $\begin{aligned} & \hline \text { SD1309 } \\ & \text { to } \\ & \text { SD1330 } \end{aligned}$ |  |  | Indicates fuse blow. <br> - Not cleared even if the blown fuse is replaced with a new one. This flag is cleared by error resetting operation. |  |  |  |  |  |  |  |  |  |  |  |  | New |  |
| SD1331 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | New |  |

(13) I/O module verification

TableApp.4.17 Special register

(14) Process control instructions

TableApp.4.18 Special register

| Number | Name | Meaning | Explanation |  |  | Set by (When Set) | Corresponding ACPU D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SD1500 } \\ & \text { SD1501 } \end{aligned}$ | Basic period | Basic period tome | - Set the basic period (1 second units) use for the process control instruction using floating point data. <br> Floating point data $=$ |  |  | U | New |  |
| SD1502 | Process control instruction detail error code | Process control instruction detail error code | - Shows the detailed error contents for the error that occurred in the process control instruction. |  |  | S (Error) | New | QnPH |
| SD1503 | Process control instruction generated error location | Process control instruction generated error location | - Shows the error process block that occurred in the process control instruction. |  |  | S (Error) | New |  |
| $\begin{aligned} & \text { SD1506 } \\ & \text { SD1507 } \end{aligned}$ | Dummy device | Dummy device | - Used to specify dummy devices by a process control instruction. |  |  | U | New | QnPH QnPRH |
| SD1508 | Function availability selection for process control instruction | b0 <br> Bumpless function availability setting for the S.PIDP instrunction 0 : Enabled <br> 1: Disabled (Default: 0) | - Selects the availability (enabled/disabled) of the function for process control instructions. <br> Bumpless function availability for the S.PIDP instruction |  |  | U | New | $\begin{aligned} & \text { QnPH } \\ & \text { QnPRH } \end{aligned}$ |

(15) For redundant systems (Host system CPU information ${ }^{* 1}$ ) SD1510 to SD1599 are only valid for redundant systems. They are all set to 0 for stand-alone systems.

TableApp.4.19 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1585 | Redundant system LED status | 4 LED states <br> - BACKUP <br> - CONTROL <br> - SYSTEM A <br> - SYSTEM B | The LED status for BACKUP, CONTROL, SYSTEM A, SYSTEM B is stored in the following format: | $S$ (status change) | New | QnPRH |
| SD1588 | Reason(s) for system switching | Reason(s) for system switching that occurred in host station | Stores the reason(s) for system switching on the host system. <br> The following values are stored corresponding to the methods for system switching: <br> Initialized to 0 when the power supply is switched off and then on or the RESET switch is set to the RESET position and then to the neutral position. <br> 0 : Initial value (control system has not been switched) <br> 1: Power off, Reset, H/W failure, WDT error, <br> 2: CPU stop error (except WDT) <br> 3: System switching request from network module <br> 16: System switching dedicated instruction <br> 17: System switching request from GX Developer | S (when condition occurs) | $\bigcirc$ |  |
| SD1589 | Reason(s) for system switching failure conditions | Reason(s) for system switching failure No . | - Stores the reason(s) for system switching failure. <br> 0 : System switching normal (default) <br> 1: Tracking cable is not connected, tracking cable error, FPGA circuit failure. <br> 2: H/W failure, power-OFF, Reset, WDT error on the standby system <br> 3: H/W failure, power-OFF, Reset, WDT error on the Control system <br> 4: Tracking data transfer initialization <br> 5: Communication timeout <br> 6: Serious error(except WDT error) on the Standby system <br> 7: There is difference between both systems (detected as Backup mode only) <br> 8: During memory copy from control system to standby system <br> 9: During online program change <br> 10: During detection of intelligent function module failure on the standby system <br> 11: System switching being executed <br> - Resets to " 0 " when host system is powered on. <br> - Resets to "0" once system has been switched successfully. | S(when system is switched) | 0 | QnPRH |
| SD1590 | Network module head address, which requested system switching | Network module head address, which requested system switching | - Stores head address of network module which a system switch request was initiated. <br> - Turns off automatically by system, after network error is reset by user. <br> - Please refer to SD1690 which stores the corresponding head address of network module on other system. | $\begin{aligned} & \mathrm{S} \text { (Error/Status } \\ & \text { change) } \end{aligned}$ | New | QnPRH |
| SD1595 | Memory copy target I/O number | Memory copy target I/O number | - Stores the memory copy target I/O No.(Standby system CPU module: 3D1H) of before SM1595 is turned from OFF to ON. | U | New |  |
| SD1596 | Memory copy status | Memory copy status | - Stores the execution result of Memory copy function. <br> $0 \quad$ : Memory copy successfully completed <br> 4241H: Standby system power supply off <br> 4242H: Tracking cable is disconnected or is damaged <br> 4247H: Memory copy function is being executed <br> 4248H: Unsupported memory copy destination I/O Number | S (Status change) | New |  |

*1: The information of the host CPU module is stored.
（16）For redundant systems（Other system CPU information ${ }^{* 1}$ ）
SD1600 to SD1659 is only valid during the back up mode for redundant systems，and refresh cannot be done when in the separate mode．
SD1651 to SD1699 are valid in either the backup mode or separate mode．
When a stand－alone system SD1600 to SD1699 are all 0.

TableApp．4．20 Special register

| Number | Name | Meaning | Explanation | Set by （When Set） | Corres－ ponding ACPU SDロロ＊2 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1600 | System error information | System error information | －If an error is detected by the error check for redundant system，the corresponding bit shown below turns ON．That bit turns OFF when the error is cleared after that． <br> －If any of b0，b1，b2 and b15 is ON，the other bits are all OFF． <br> －In the debug mode，b0，b1，b2 and b15 are all OFF． | S（Every END） | － |  |
| SD1601 | System switching results | System switching results | Stores the reasons for system switching． <br> －Stores the reasons for system switching into SD1601 of both systems when system switching occarred． <br> －Initialized to 0 at power OFF to ON／reset to unreset． <br> －The following shows values stored into this register． <br> 0 ：Initial value（System switching has not occurred） <br> 1：Power－OFF，Reset，H／W failure，WDT error，（＊） <br> 2：CPU stop error（except WDT） <br> 3：System switching request by network module <br> 16：System switching dedicated instruction <br> 17：System switching request from GX Developer <br> ＊：When the system is switched by the power OFF／reset of the control system，＂1＂is not stored into SD1601 of the new standby system． | S（when system is switched） |  | QnPRH |
| SD1602 | System switching dedicated instruction parameter | System switching dedicated instruction parameter | －Stores the parameters for system switching dedicated instruction SP．CONTSW． <br> （The parameters（SD1602）for SP．CONTSW are stored in both systems A\＆B） <br> －SD1602 is only valid when＂ 16 ＂is stored in SD1601． <br> －This SD1602 is updated once system switch instruction SP．CONTSW is activated． | S（when system is switched） |  |  |
| SD1610 | Other system diagnostic error | Diagnostic error code | －The error value sorted in BIN code． <br> －Stores SD0 of the other system CPU module | S（Every END） | SDO |  |
| SD1611 | Other system |  | －Stores the date and time when diagnostics error occurred corresponding |  |  |  |
| SD1612 | diagnostic error | Diagnostic error | to error code stored in SD1610． | S（Every END） | SD1 to SD3 |  |
| SD1613 |  |  | －Also，stores the value to SD1 to SD3． |  |  |  |
| SD1614 | Other system error information category | Error information category code | －Stores the category code corresponding to the error comment information／individual information code． <br> －Data format is the same as SD4． <br> －Also，stores the value to SD4． | S（Every END） | SD4 |  |
| $\begin{aligned} & \text { SD1615 } \\ & \text { to } \\ & \text { SD1625 } \end{aligned}$ | Other system error common information | Error common information | －Stores the common information corresponding to the error code stored in this system CPU． <br> －Data composition is the same as SD5 to SD15． <br> －Also，stores the value to SD5 to SD15． | S（Every END） | $\begin{aligned} & \text { SD5 to } \\ & \text { SD15 } \end{aligned}$ |  |
| $\begin{aligned} & \text { SD1626 } \\ & \text { to } \\ & \text { SD1636 } \end{aligned}$ | Other system error individual information | Error individual information | －Stores the individual information corresponding to the error code stored in this system CPU． <br> －Data composition is the same as SD16 to SD26． <br> －Also，stores the value to SD16 to SD26． | S（Every END） | $\begin{gathered} \text { SD16 to } \\ \text { SD26 } \end{gathered}$ |  |

＊2：Shows the special register（SDロロ）for the host system CPU module．

TableApp．4．20 Special register

| Number | Name | Meaning | Explanation | Set by （When Set） | Corres－ ponding ACPU SD日ロ＊2 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1649 | Standby system error cancel command | Error code of error to be cleared | －Stores the error code of the error to be cleared by clearing a standby system error． <br> －Stores the error code of the error to be cleared into this register and turn SM1649 from OFF to ON to clear the standby system error． <br> －The value in the lowest digit（1 place）of the error code is ignored when stored into this register． <br> （By storing 4100 in this register and resetting the error，errors 4100 to 4109 can be cleared．） | S（Every END） |  |  |
| SD1650 | Other system operating information | Other system operating information | Stores the operation information of the other system CPU module in the following format． <br> ＂ 00 FFH ＂I stored when a communication error occurs，or when in debug mode． <br> ＊：Communication with other system disabled，debug mode <br> Note ：A communication error is caused by the following：． <br> －When the power supply is switched off，or when the other system is reset． <br> －H／W error occurs on either of system A or B． <br> －WDT error occurs． <br> －Tracking cable is not connected． <br> －Tracking cable is disconnected or damaged． | S（Every END） | － | QnPRH |
| SD1690 | Network module head address， which requested system switching on host（control） system | Network module head address， which requested system switching on host（control） system | －Stores head address of network module which a system switch request was initiated，using the following format． <br> －Turns off automatically by system，after network error is reset by user． <br> －Please refer to SD1590 which stores the corresponding head address of network module on host system． | S（Every END） |  |  |

＊2 ：Shows the special register（SDロロ）for the host system CPU．
(17) For redundant systems (Trucking)

SD1700 to SD1779 is valid only for redundant systems.
These are all 0 for stand-alone systems.
TableApp.4.21 Special register

| Number | Name | Meaning | Explanation | Set by (When Set) | Corresponding ACPU D9 $\square$ | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1700 | Tracking error detection count | Tracking error detection count | - When the tracking error is detected, count is added by one. <br> - The counter repeats an increment and decrement of the value; $0 \rightarrow$ $32767 \rightarrow-32768 \rightarrow 0$ | S(Error) |  | QnPRH |
| SD1710 | Waiting time for online program change (standby system) | Waiting time for online program change (standby system) | - Set in seconds the waiting time of the standby system CPU module from when online program change to the control system CPU module is completed by the online program change for redundancy function until the online program change to the standby system CPU module starts. <br> - If no online program change request is issued to the standby system CPU module within the preset time after completion of the online program change to the control system CPU module, both system CPU modules judge it as the failure of the online program change for redundancy. In this case, both system CPU modules resume the consistency check between system A \& B suspended during the online program change. Also, the control system CPU module is set to accept a new request of online program change for redundancy. <br> - When both systems are powered on, 90 seconds are set to SD1710 as the default value. <br> - Set the value within the range 90 to 3600 seconds. When the setting is 0 to 89 seconds, it is regarded as 90 seconds for operation. If the setting is outside the allowed range, it is regarded other than 0 to 3600 seconds for operation. <br> - The waiting time for a start of online program change to the standby system CPU module is checked according to the SD1710 setting during online change of multiple blocks and online change of batch of files for redundancy. | U/S (Initial) | New | QnPRH |

(18) Redundant power supply module information

SD1780 to SD1789 are valid only for a redundant power supply system.
The bits are all 0 for a singular power supply system.
TableApp.4.22 Special register

| Number | Name | Meaning | Explanation | Set by <br> (When Set) | Corres- <br> ponding <br> ACPU <br> D9 | Corresponding CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD1780 | Power supply off detection status | Power supply off detection status | - Stores the status of the redundant power supply module with input power OFF in the following bit pattern. <br> - Stores 0 when the main base unit is not the redundant power main base unit (Q38RB). <br> - When configuring multiple CPU, the status is stored to 1 st CPU module. | S(Every END) | New |  |
| SD1781 | Power supply failure detection status | Power supply failure detection status | - Stores the failure detection status of the redundant power supply module in the following bit pattern. (The corresponding bit is cleared to 0 when the input power to the faulty redundant power supply module is switched OFF after detection of the redundant power supply module failure.) <br> - Stores 0 when the main base unit is not the redundant power main base unit (Q38RB). <br> - When configuring multiple CPU, the status is stored to 1 st CPU module. | S(Every END) | New | $\mathrm{Qn}(\mathrm{H})^{*}{ }^{2}$ <br> QnPH ${ }^{*}$ <br> QnPRH <br> QnU* ${ }^{3}$ |
| SD1782 | Momentary power failure detection counter for power supply $1^{* 1}$ | Momentary power failure detection count for power supply 1 | - Counts the number of times of momentary power failure of the power supply $1 / 2$. <br> - Monitors the status of the power supply 1 / 2 mounted on the redundant power main base unit (Q38RB) and counts the number of times of momentary power failure. <br> Status of power supply 1 /power supply 2 mounted on the redundant extension base unit is not monitored. <br> - When the CPU module starts, the counter of the power supply $1 / 2$ is cleared to 0 . | S(Every END) | New |  |
| SD1783 | Momentary power failure detection counter for power supply $2^{* 1}$ | Momentary power failure detection count for power supply 2 | - If the input power to one of the redundant power supply modules is turned OFF, the corresponding counter is cleared to 0 . <br> The counter is incremented by 1 every time the momentary power failure of the power supply $1 / 2$ is detected.(The counter repeats increment and decrement of the value; $0 \rightarrow 32767 \rightarrow-32768 \rightarrow 0$ (The system monitor of GX Developer shows the counter within the range between 0 and 65535 . <br> - Stores 0 when the main base unit is not the redundant power main base unit (Q38RB). <br> - When configuring multiple CPU, the status is stored to 1 st CPU module. <br> - The counter repeats increment and decrement of the value, $0 \rightarrow 32767$ $\rightarrow-32768 \rightarrow 0$ <br> (The system monitor of GX Developer shows the counter within the range between 0 and 65535 . | S(Every END) | New |  |

*1: The "power supply 1" in dicates the redundant power supply module mounted on the POWER 1 slot of the redundant base unit (Q38RB/68RB/Q65WRB). The "power supply 2 " indicates the redundant power supply module mounted on the POWER 2 slot of the redundant base unit (Q38RB/68RB/Q65WRB).
*2: The module whose first 5 digits of serial No. is " 07032 " or later.
However, for the multiple CPU system configuration, this applies to all CPU modules whose first 5 digits of serial No. are " 07032 " or later.
*3: The module whose first 5 digits of serial No. is "10042" or later.

## Appendix 5 APPLICATION PROGRAM EXAMPLES

## Appendix 5.1 Concept of Programs which Perform Operations of $X^{n}, \sqrt[n]{X}$

(1) Concept of programs which perform operations of $X^{n}$
$X^{n}$ can be operated using $e^{(n \log e X)}$.
For example, the operation of $10^{1.2}$ is $\mathrm{e}^{(1.2 \times \operatorname{loge10)}}$, which is represented in the form of a sequence program as shown below.


Converts 10 into a real number format data and stores the result in D0 and D1.
Executes Loge10 operation and stores the result in D2 and D3
Converts 12 into a real number format data and stores the result into D4 and D5

Divides D4 and D5 (12) by D0 and D1 (10), and stores the result $(1,2)$ in D6 and D7 $(1,2)$.
Multiplies D2 and D3 (Loge10) by D6 and D7 $(1,2)$ and stores the result in D8 and D9. Executes Loge(D8, D9) operation and stores the result in D10 and D11.
(2) Concept of program which performs operation of $\sqrt[n]{X}$
$\sqrt[n]{X}$ can be operated using $e^{\left(\frac{1}{n} \operatorname{logex}\right)}$.
For example, the operation of $\sqrt[3]{10}$ is $e^{\left(\frac{1}{3} \times \log e 10\right)}$, which is represented in the form of a sequence program as shown below.


Converts 10 into a real number format data and stores the result in D20 and D21.

Executes Loge10 operation and stores the result in D22 and D23.

Converts 3 into a real number type data and stores the result in D24 and D25.
Divides D22 and D23 (Loge10) by D24 and D25 (3) and stores the result in D26 and D27.

Executes Loge(D26, D27) operation and stores the result in D28 and D29.

- (BIN 16-bit subtraction operations) ..... 6-22
\$+ (Linking character strings) ..... 6-65,6-67
\$=, \$<>, \$>, \$<=, \$<, \$>= (Character string data
comparisons) ..... 6-11
\$MOV (Character string transfers) ..... 6-112
* (BIN 16-bit multiplication operations) ..... 6-30
+ (BIN 16-bit addition operations) ..... 6-22
/ (BIN 16-bit division operations) ..... 6-30
<(BIN 16-bit data comparisons) ..... 6-2
<=(BIN 16-bit data comparisons) ..... 6-2
<>(BIN 16-bit data comparisons) ..... 6-2
=(BIN 16-bit data comparisons) ..... 6-2
>(BIN 16-bit data comparisons) ..... 6-2
>=(BIN 16-bit data comparisons) ..... 6-2
[Numerics]
16-bit data block transfers (FMOV) ..... 6-120,6-122
16-bit data checks (SUM) ..... 7-69
16-bit data exchange (XCH) ..... 6-124
16-bit data exclusive NOR operation (WXNR). ..... 7-27
16-bit data searches (SER) ..... 7-66
16-bit dead band controls (BAND) ..... 7-324
16-bit exclusive OR operations (WXOR) ..... 7-19
16-bit negation transfers (CML) ..... 6-114
16-bit transfers (MOV) ..... 6-106
1-bit shift to left of $n$-bit data (BSFL) ..... 7-49,7-51
1-bit shift to right of $n$-bit data (BSFR) ..... 7-49,7-51
1-word shift to left of n-word data (DSFL)... ..... 7-54,7-56
1 -word shift to right of n-word data (DSFR)7-54,7-56
32-bit data checks (DSUM) ..... 7-69
32-bit data exchanges (DXCH) ..... 6-124
32-bit data exclusive NOR operation (DXNR) ..... 7-27
32-bit data searches (DSER) ..... 7-66
32-bit dead band controls (DBAND) ..... 7-324
32-bit exclusive OR operations (DXOR) ..... 7-19
32-bit negation transfers (DCML) ..... 6-114
32-bit transfers (DMOV) ..... 6-106
4-bit dissociation of 16-bit data (DIS) ..... 7-77
4-bit linking of 16-bit data (UNI) ..... 7-79
7-segment decode (SEG) ..... 7-75
[A]
A contact operation start (LD) ..... 5-2
A contact parallel connection (OR) ..... 5-2
A contact series connection (AND) ..... 5-2
ACOS ( $\mathrm{COS}^{-1}$ operation on floating-point data (Singleprecision)).7-267
ACOSD ( $\mathrm{COS}^{-1}$ operation on floating-point data
(Double precision)) ..... 7-269
Addition
Addition of floating decimal point (Double precision)(ED+)..6-50,6-52
Addition of floating decimal point (Single precision)(E+)6-46,6-48
BCD 4-digit addition ( $\mathrm{B}+$ ) ..... 6-34
BCD 8-digit addition (DB+) ..... 6-38
BIN 16-bit addition operations (+) ..... 6-22
BIN 32-bit addition operations (D+) ..... 6-26
Block addition (BK+) ..... 6-59,6-62
Addition and subtraction of floating decimal point data
(Double precision) (ED+, ED-) ..... 6-50,6-52
Addition and subtraction of floating decimal point data
(Single precision) (E+, E-) ..... 6-46,6-48
ADRSET (Indirect address read) ..... 7-395
ANB (Ladder block series connections) ..... 5-10
AND (=, <>, >, <=, <, >=) (BIN 16-bit data
comparisons) ..... 6-2
AND (A contact series connection) ..... 5-2
AND ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) (BIN 32-bit datacomparisons) 6-4
AND ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ) (Floationg decimalpoint data comparisons(Single precision)).6-6
AND (ED=, ED<>, ED>, ED<=, ED<, ED>=) (Floationg decimal point data comparisons(Double precision)) 6-8
And inverse (ANI) ..... 5-3
AND (\$=, \$<>, \$>, \$<=, \$<, \$>=) (Character string data comparisons) ..... 6-11
ANDF (Pulse series connections / trailing edge
leading edg) ..... 5-5,5-7
ANDP (Pulse series connections / leading edgeleading edg)5-5,5-7
ANDPI, ANDFI ..... 5-8
ANI (B contact series connection) ..... 5-2
Annunciator output (OUT F) ..... 5-28
Application instructions ..... 2-29
Arithmetic operation instructions. ..... 2-16
ASC (Conversion from hexadecimal BIN to ASCII) 7-228
ASIN (SIN ${ }^{-1}$ operation on floating-point data (Singleprecision)) ........................................................... 7-262ASIND (SIN ${ }^{-1}$ operation on floating-point data (Doubleprecision)) ......................................................... 7-265ATAN (TAN ${ }^{-1}$ operation on floating-point data (Singleprecision)) ........................................................... 7-271ATAND (TAN ${ }^{-1}$ operation on floating-point data7-273
[B]
B- (BCD 4-digit subtraction) ..... 6-34
B contact operation start (LDI) ..... 5-2
B* (BCD 4-digit multiplication) ..... 6-42
B+ (BCD 4-digit addition) ..... 6-34
$B /$ (BCD 4-digit division) ..... 6-42
BACOS (BCD type COS $^{-1}$ operation) ..... 7-317
BAND (16-bit dead band controls) ..... 7-324
Basic instructions ..... 2-10
BASIN (BCD type SIN $^{-1}$ operation) ..... 7-315
BATAN (BCD type TAN ${ }^{-1}$ operation) ..... 7-313
Batch recovery of index register (ZPOP) ..... 7-400
Batch reset of bit devices (BKRST) ..... 7-64
Batch save of index register (ZPUSH) ..... 7-400
BCD (BIN data to 4-digit) ..... 6-73
BCD 4-digit addition and subtraction operations ..... (B+,
B-) ..... 6-34

BCD 4-digit multiplication and division operations ( $B^{*}$, B/)

6-42
BCD 4-digit square roots (BSQR).............................................................................
BCD 8-digit addition and subtraction operations (DB+, DB-)
. 6-38
BCD 8-digit multiplication and division operations
(DB*, DB/)........................................................... 6-44
BCD 8-digit square roots (BDSQR) ................... 7-306
BCD conversion
Conversion from BIN data to 4-digit BCD (BCD)
.6-73
Conversion from BIN data to 8-digit BCD (DBCD)
6-73
BCD type COS operations (BCOS) ................... 7-311
BCD type COS $^{-1}$ operations (BACOS) .............. 7-317
BCD type SIN operation (BSIN) ........................ 7-309
BCD type SIN $^{-1}$ operation (BASIN) ................... 7-315
BCD type TAN operation (BTAN) ...................... 7-313
BCD type TAN ${ }^{-1}$ operations (BATAN) ............... 7-319
BCDDA (Conversion from BCD 4-digit to decimal
ASCII)............................................................... 7-189
BCOS (BCD type COS operations) ................... 7-311
BDSQR (BCD 8-digit square roots) ................... 7-306
BIN (BCD 4-digit data to BIN data)...................... 6-75
BIN 16-bit addition and subtraction operations (+, -) . 6-22

BIN 16-bit data sort operations (SORT) .............. 7-95
BIN 16-bit multiplication and division operations (*, /)
6-30
BIN 16-bit to BIN 32-bit (DBL) ............................. 6-88
BIN 16-bit to Gray code (GRY)............................ 6-90
BIN 32-bit addition and subtraction operations (D+, D-)
6-26
BIN 32-bit block data comparisons (DBKCMP $\square$,
DBKCMP $\square$ P) ................................................... 6-18
BIN 32-bit data block addition and subtraction operations (DBK+(P),DBK-(P))............................ 6-62 BIN 32-bit data comparisons ( $D=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<$, D>=)....................................................................... 6-4
BIN 32-bit data sort operations (DSORT)............ 7-95
BIN 32-bit data to BIN 16-bit data (WORD)......... 6-89
BIN 32-bit data to Gray code (DGRY) ................. 6-90
BIN 32-bit multiplication and division operations ( $D^{*}$,
D/)....................................................................... 6-32
BIN block data comparisons (BKCMP $\square$ ) ... 6-15,6-18
BINDA (Conversion from BIN 16-bit data to decimal
ASCII) ................................................................. 7-183
BINHA (Conversion from BIN 16-bit data to
hexadecimal ASCII)........................................... 7-186
Bit data ................................................................... 3-3
Bit device output reverse (FF) ............................. 5-40
Bit device shifts (SET) ......................................... 5-44
Bit processing instructions.................................... 2-34
Bit reset for word devices (BRST) ........................ 7-59
Bit set for word devices (BSET)........................... 7-59
Bit tests (TEST/DTEST) ....................................... 7-61
BK- (Block subtraction)................................ 6-59,6-62
BK+ (Block addition) ..... 6-59,6-62
BKAND (Block logical products) ..... 7-9
BKBCD (Conversion from block BIN 16-bit data to ..... 6-98BCD 4-digit data)
BKBIN (Conversion from block BCD 4-digit data to block BIN 16-bit data) ..... 6-100
BKCMP $\square$ (BIN block data comparisons).... 6-15,6-18
BKOR (Block logical sum operations). ..... 7-17
BKRST (Batch reset of bit devices) ..... 7-64
BKXNR (Block exclusive NOR operations) ..... 7-33
BKXOR (Block exclusive OR operations). ..... 7-25
Block 16-bit exchanges (BXCH) ..... 6-126
Block 16-bit transfers (BMOV) ..... 6-117
Block addition (BK+) ..... 6-59,6-62
Block exclusive NOR operations (BKXNR). ..... 7-33
Block exclusive OR operations (BKXOR) ..... 7-25
Block logical products (BKAND) ..... 7-9
Block logical sum operations (BKOR). ..... 7-17
Block subtraction (BK-) ..... 6-59,6-62
BMOV (Block 16-bit data transfers) ..... 6-117
BREAK (Forced end of FOR to NEXT instruction loop) ..... 7-108
BRST (Bit reset for word devices) ..... 7-59
BSET (Bit set for word devices) ..... 7-59
BSFL (1-bit shift to left of $n$-bit data) ..... 7-49,7-51
BSFR (1-bit shift to right of n-bit data) ..... 7-49,7-51
BSIN (BCD type SIN operation) ..... 7-309
BSQR (BCD 4-digit square roots). ..... 7-306
BTAN (BCD type TAN operation) ..... 7-313
BTOW (Data linking in byte units). ..... 7-85
Buffer memory access instructions ..... 2-41
BXCH (Block 16-bit data exchanges) ..... 6-126
[C]
Calculation of averages for 16 -bit or 32-bit data
(MEAN(P),DMEAN(P)) ..... 7-103
Calculation of totals for 16-bit data (WSUM) ..... 7-99
Calculation of totals for 32-bit data (DWSUM)
7-101,7-103
CALL (Subroutine program calls) ..... 7-110
Cautions on programming ..... 3-27
Changing check format of CHK instruction (CHKCIR, CHKEND) ..... 7-179
Character string data ..... 3-11
Character string data comparisons. ..... 6-11
Character string length detection (LEN) ..... 7-204
Character string processing instructions ..... 2-43
Character string search (INSTR) ...7-239,7-241,7-243Character string transfers (\$MOV)..................... 6-112CHKCIR (Changing check format of CHK instruction)7-179
CHKEND (Changing check format of CHK instruction)7-179
CHKST, CHK (Special format failure checks). ..... 7-175
CJ (Pointer branch instruction) ..... 6-129
Clock comparison (TM=,TM,TM>,TM=). ..... 7-361
Clock data addition operation (DATE+) ..... 7-348
Clock data subtraction operation (DATE-) ..... 7-350
Clock instructions ..... 2-52
CML (16-bit negation transfers) ..... 6-114
COM (Refresh instruction) ..... $7-134,7-137,7-141$
Common logarithm operation on floating-point data
(Double precision) (LOG10D(P)) ..... 7-302
Common logarithm operation on floating-point data
(Single precision) (LOG10(P)) ..... 7-300
Comparison operation instruction table ..... 2-10
Comparison operation instructions ..... 6-2
Comparisons (BIN 16-bit data) ..... 6-2
Comparisons (BIN 32-bit data) ..... 6-4
Comparisons (Character string data) ..... 6-11
Complement of 2 of BIN 16-bit data (NEG) ..... 6-94
Complement of 2 of BIN 32-bit data (DNEG) ..... 6-94
COMRD (Reading device comment data) ..... 7-201
Conditions for execution of instructions ..... 3-33
Connection instructions
Association instruction table ..... 2-7
Ladder block parallel connection (ORB) ..... 5-10
Ladder block series connection (ANB) ..... 5-10
Linking character strings (\$+) ..... 6-65
Contact instruction ..... 2-6
Contact instructions
Operation start (LD, LDI) ..... 5-2
Parallel connection (OR, ORI) ..... 5-2
Pulse operation start (LDF, LDP) ..... 5-5,5-7
Pulse parallel connection (ORF,ORP) ..... 5-5,5-7
Pulse serial connection (ANF, ANP) ..... 5-5,5-7
Series connection (AND, ANI) ..... 5-2
Conversion
BCD 4-digit to BIN (BIN) ..... 6-75
BCD 8-digit to BIN (DBIN) ..... 6-75
BIN 16-bit to BIN 32-bit (DBL) ..... 6-88
BIN 16-bit to floating decimal point (Doubleprecision) (FLTD) .............................................. 6-81BIN 16-bit to floating decimal point (Singleprecision) (FLT)............................................... 6-78
BIN 16-bit to Gray code (GRY) ..... 6-90
BIN 32-bit to BIN 16-bit (WORD) ..... 6-89
BIN 32-bit to floating decimal point (Doubleprecision) (DFLTD).......................................... 6-81BIN 32-bit to floating decimal point (Singleprecision) (DFLT) ............................................ 6-78
BIN 32-bit to Gray code (DGRY) ..... 6-90
BIN to BCD 4-digit (BCD) ..... 6-73
BIN to BCD 8-digit (DBCD) ..... 6-73
Double precision to Single precision (EDCON)6-104
Floating decimal point data to BIN 16-bit (Double
precision) (INTD) ..... 6-86
Floating decimal point data to BIN 16-bit (Singleprecision) (INT) ................................................ 6-83
Floating decimal point data to BIN 32-bit (Singleprecision) (DINT)............................................. 6-83
Floating decimal point data to BIN32-bit (Double
precision) (DINTD) ..... 6-86
Gray code to BIN 16-bit (GBIN) ..... 6-92
Gray code to BIN 32-bit (DGBIN) ..... 6-92
Single precision to Double precision (ECON)6-102

Conversion from ASCII to hexadecimal BIN (HEX) 7-230
Conversion from BCD 4-digit to decimal ASCII (BCDDA)............................................................ 7-189 Conversion from BCD 8-digit to decimal ASCII (DBCDDA) .......................................................... 7-189
Conversion from BIN 16-bit to character string (STR)Conversion from BIN 16-bit to decimal ASCII (BINDA)7-183
Conversion from BIN 16-bit to floating decimal point(Double precision) (FLTD) ................................... 6-81
Conversion from BIN 16-bit to floating decimal point(Single precision) (FLT) ....................................... 6-78Conversion from BIN 16-bit to hexadecimal ASCII(BINHA) ............................................................. 7-186Conversion from BIN 32-bit to character string (DSTR)Conversion from BIN 32-bit to decimal ASCI(DBINDA)............................................................ 7-183Conversion from BIN 32-bit to floating decimal point(Double precision) (DFLTD)................................. 6-81Conversion from BIN 32-bit to floating decimal point
(Single precision) (DFLT) ..... 6-78
Conversion from BIN 32-bit to hexadecimal ASCII (DBINHA)............................................................ 7-186
Conversion from block BCD 4-digit data to block BIN
16-bit data (BKBIN). ..... 6-100
Conversion from block BIN 16-bit data to BCD 4-digit
data (BKBCD) ..... 6-98
Conversion from character string to BIN 16-bit (VAL) ..... 7-212
Conversion from character string to BIN 32-bit (DVAL)7-212
Conversion from character string to floating decimal
point (EVAL) ..................................................... 7-224
Conversion from decimal ASCII to BCD 4-digit(DABCD)............................................................. 7-198
Conversion from decimal ASCII to BCD 8-digit
(DDABCD) ..... 7-198
Conversion from decimal ASCII to BIN 16-bit (DABIN)7-192
Conversion from decimal ASCII to BIN 32-bit
(DDABIN) ..... 7-192
Conversion from floating decimal point to characterstring (ESTR).................................................... 7-217Conversion from floating-point angle to radian (Doubleprecision) (RADD).............................................. 7-277Conversion from floating-point angle to radian (Singleprecision) (RAD) ................................................ 7-275Conversion from floating-point radian to angle (Doubleprecision) (DEGD) .........................7-281,7-283,7-285Conversion from floating-point radian to angle (Singleprecision) (DEG) ............................................... 7-279
Conversion from hexadecimal ASCII to BIN 16-bit
(HABIN) ..... 7-195
Conversion from hexadecimal ASCII to BIN 32-bit(DHABIN)7-195
Conversion from hexadecimal BIN to ASCII (ASC)7-228
Conversion of Gray code to BIN 16-bit (GBIN).... 6-92 ..... 6-92
Conversion of Gray code to BIN 32-bit (DGBIN)6-92
Conversion to BIN
BCD 4-digit to BIN 16-bit (BIN) ..... 6-75
BCD 8-digit to BIN 32-bit (DBIN). ..... 6-75
Floating decimal point data to BIN 16-bit (Double
precision) (INTD) ..... 6-86
Floating decimal point data to BIN 16-bit (Single
precision) (INT) ..... 6-83
Floating decimal point data to BIN 32-bit (Double
precision) (DINTD) ..... 6-86
Floating decimal point data to BIN 32-bit (Single
precision) (DINT) ..... 6-83
Conversion to floating decimal point (Double
precision) (FLTD, DFLTD) ..... 6-81
Conversion to floating decimal point (Single precision)
(FLT, DFLT) ..... 6-78
COS (COS operation on floating-point data (Singleprecision)).......................................................... 7-254COS operation on floating-point data (Doubleprecision) (COSD) ............................................. 7-256COS operation on floating-point data (Singleprecision) (COS)............................................... 7-254$\mathrm{COS}^{-1}$ operation on floating-point data (Doubleprecision) (ACOSD)........................................... 7-269$\mathrm{COS}^{-1}$ operation on floating-point data (Singleprecision) (ACOS) ............................................ 7-267COSD (COS operation on floating-point data (Double
precision))........................................................ 7-256 ..... 7-256
Count 1-phase input or down (UDCNT1) ..... 6-143
Count 2-phase input or down (UDCNT2) ..... 6-146
Counters (OUT C) ..... 5-26
[D]
D- (BIN 32-bit subtraction operations ..... 6-26
D(P).DDRD(Reading Devices to Another CPU)10-17
D(P).DDWR(Writing Devices to Another CPU) ..... 10-13
D* (BIN 32-bit multiplication operations) ..... 6-32
D+ (BIN 32-bit addition operations) ..... 6-26
D/ (BIN 32-bit division operations). ..... 6-32
$D=, D<>, D>, D<=, D<, D>=(B I N ~ 32$-bit data
comparisons) ..... 6-4
DABCD (Conversion from decimal ASCII to BCD
4-digit) ..... 7-198
DABIN (Conversion from decimal ASCII to BIN 16-bit)7-192
DAND (Logical products with 32-bit data) ..... 7-3
Data control instructions ..... 2-49
Data conversion instruction table ..... 2-22
Data conversion instructions ..... 6-73
Data dissociation in byte units (WTOB) ..... 7-85
Data link instructions ..... 2-59
Data linking in byte units (BTOW) ..... 7-85
Data processing instructions ..... 2-35
Data table operation instructions ..... 2-40
DATE- (Clock data subtraction operation) ..... 7-350
Date comparison ( $\mathrm{DT}=, \mathrm{DT}, \mathrm{DT}>, \mathrm{DT}=$ ) ..... 7-356
DATE+ (Clock data addition operation) ..... 7-348
DATERD (Reading clock data) ..... 7-344
DATEWR (Writing clock data) ..... 7-346
DB- (BCD 8-digit subtraction) ..... 6-38
DB* (BCD 8-digit multiplication) ..... 6-44
DB+ (BCD 8-digit addition) ..... 6-38
DB/ (BCD 8-digit division) ..... 6-44
DBAND (32-bit dead band controls) ..... 7-324
DBCD (Conversion from BIN to BCD 8-digit) ..... 6-73
DBCDDA (Conversion from BCD 8-digit to decimal ASCII) ..... 7-189
DBIN (BCD 8-digit to BIN 16-bit conversion) ..... 6-75
DBINDA (Conversion from BIN 32-bit to decimalASCII).7-183
DBINHA (Conversion from BIN 32-bit to hexadecimal ASCII) ............................................................... 7-186DBK- .................................................................... 6-63
DBK+ ..... 6-62
DBL (BIN 16-bit to BIN 32-bit) ..... 6-88
DCML (32-bit negation transfers) ..... 6-114
DDABCD (Conversion from decimal ASCII to BCD 8-digit) ..... 7-198
DDABIN (Conversion from decimal ASCII to BIN
32-bit) ..... 7-192
DDEC (Decrementing 32-bit BIN). ..... 6-71
Debugging and failure diagnosis instructions ..... 2-42
DEC (Decrementing 16-bit BIN) ..... 6-69
DECO (Decoding from 8 to 256 bits) ..... 7-71
Decoding from 8 to 256 bits (DECO) ..... 7-71
Decrement
BIN 16-bit (DEC) ..... 6-69
BIN 32-bit (DDEC) ..... 6-71
Decrementing 16-bit BIN (DEC) ..... 6-69
Decrementing 32-bit BIN (DDEC) ..... 6-71
DEG (Conversion from floating-point radian to angle(Single precision)).7-279
DEGD (Conversion from floating-point radian to angle
(Double precision)) .7-281,7-283,7-285
Deleting data from data tables (FDEL) ..... 7-157
Deletion of character string (STRDEL(P)) ..... 7-243
DELTA (Pulse conversion of direct output) ..... 5-42
Designating data. ..... 3-3
Designation of modification values in indexmodification (IXDEV, IXSET)7-148
Device range check ..... 3-27
DFLT (Conversion from BIN 32-bit to floating decimalpoint (Single precision))6-78
DFLTD (Conversion from BIN 32-bit to floating decimal point (Double precision)) ........................ 6-81DFRO (Reading 2-word data from intelligent functionmodules)........................................................... 7-160DGBIN (Conversion of Gray code to BIN 16-bit)
6-92
DGRY (BIN 32-bit to Gray code) ..... 6-90
DHABIN (Conversion from hexadecimal ASCII to BIN32-bit).7-195
DI (Interrupt disable) ..... 6-133
Digit designation ..... 3-4
Digit designation of bit devices ..... 3-4
DINC (Incrementing 32-bit BIN) ..... 6-71
DINT (Floating decimal point data to BIN 32-bit (Singleprecision))6-83
DINTD (Floating decimal point data to BIN 32-bit
(Double precision)) ..... 6-86
Direct 1-byte read from file register (ZRRDB) ..... 7-391
DIS (4-bit grouping of 16-bit data) ..... 7-77
Display instructions ..... 2-41
Dissociation of random data (NDIS) ..... 7-81
Division
BCD 4-digit (B/) ..... 6-42
BCD 8-digit division (DB/) ..... 6-44
BIN 16-bit (/) ..... 6-30
Division of floating decimal point(Double precision)
(ED/) ..... 6-56
Division of floating decimal point(Single precision)(E/)6-54
DLIMIT (Upper and lower limit controls for BIN 32-bit)7-321
DMAX (Maximum value search for 32-bit data)... 7-89
DMEAN(P) ..... 7-103
DMIN (Minimum value search for 32-bit data) ..... 7-92
DMOV (32-bit transfers) ..... 6-106
DNEG (Complement of 2 of BIN 32-bit data) ..... 6-94
DOR (Logical sums of 32-bit data) ..... 7-11
Double precision to Single precision conversion
(EDCON) ..... 6-104
Double word data ..... 3-6
DRCL (Left rotation of 32-bit data) ..... 7-44
DRCR (Right rotation of 32-bit data) ..... 7-41
DROL (Left rotation of 32-bit data) ..... 7-44
DROR (Right rotation of 32-bit data) ..... 7-41
DSCL(P) ..... 7-331
DSCL2(P) ..... 7-335
DSER (32-bit data searches). ..... 7-66
DSFL (1-word shift to left of n-word data).... 7-54,7-56 DSFR (1-word shift to right of n-word data)7-54,7-56
DSORT (BIN 32-bit data sort) ..... 7-95
DSTR (Conversion from BIN 32-bit to character string) ..... 7-206
DSUM (32-bit data checks) ..... 7-69
DTEST (Bit tests) ..... 7-61
DTO (Writing 2-word data to intelligent function modules) ..... 7-163
DUTY (Timing pulse generation) ..... 7-388DVAL (Conversion from character string to BIN 32-bit)
DWSUM (Calculation of totals for 32-bit data)7-101,7-103
DXCH (16-bit data exchanges) ..... 6-124
DXNR (32-bit data exclusive NOR operation) ..... 7-27
DXOR (32-bit exclusive OR operations) ..... 7-19
DZONE (Zone control for BIN 32-bit data)7-327,7-330,7-334

## [E]

E- (Subtraction of floating decimal point data (Single precision)) ...................................................6-46,6-48 E* (Multiplication of floating decimal point data (Single precision)) . 6-54
E+ (Addition of floating decimal point data (Singleprecision))6-46,6-48
E/ (Dividion of floating decimal point data (Single
precision)) ..... 6-54
$\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ (Floationg decimal point
data comparisons(Single precision)) ..... 6-6
ECALL (Sub-routine calls between program files)7-120
ECON (Single precision to Double precision
conversion) ..... 6-102
ED- (Subtraction of floating decimal point data
(Double precision)) ..... 6-50,6-52
ED* (Multiplication of floating decimal point data(Double precision)) 6-56
ED+ (Addition of floating decimal point data (Double
precision)) .....  6-50,6-52
ED/ (Dividion of floating decimal point data (Doubleprecision))6-56
$E D=, E D<>, E D>, E D<=, E D<, E D>=$ (Floationg decimalpoint data comparisons (Double precision)) .......... 6-8EDCON (Double precision to Single precisionconversion)6-104
EDMOV (Floating-point data transfer (Doubleprecision))6-110
EDNEG (Floating-point sign invertion (Double
precision)) .....  6-97
EFCALL (Output OFF calls between program files) ..... 7-125
EGF (Pulse operation results / leading edge) ..... 5-18
EGP (Pulse operation results / trailing edge) ..... 5-18
El (Interrupt enable) ..... 6-133
EMOD (Floating decimal point to BCD) ..... 7-245
EMOV (Floating-point data transfer (Single precision)) ..... 6-108
ENCO (Encoding from 256 to 8 bits) ..... 7-73
Encoding from 256 to 8 bits (ENCO) ..... 7-73
END (End sequence program) ..... 5-53
End main routine program (FEND) ..... 5-51
End sequence program (END) ..... 5-53
ENEG (Floating-point sign invertion(Single precision))6-96
EREXP (From BCD format data to floating decimalpoint)................................................................... 7-248Error display and annunciator reset instruction (LEDR)7-172
ESTR (Conversion from floating decimal point tocharacter string)7-217
EVAL (Conversion from character string to floating
decimal point) ..... 7-217
EXP (Exponent operation on floating-point data
(Single precision)) ..... 7-291
Expansion clock data addition operation (S.DATE+)

Expansion clock data subtraction operation (S.DATE-) .......................................................................... 7-366 EXPD (Exponent operation on floating-point data (Double precision)) 7-294 Exponent operation on floating-point data (Double precision) (EXPD).............................................. 7-294
Exponent operation on floating-point data (Single precision) (EXP) ............................................... 7-291 Exponentiation operation on floating-point data (Single precision) (POW(P)) .............................. 7-283 Exponentiation operation on floating-point data (Single precision) (POWD(P)) ........................... 7-285 Extracting character string data from the left (LEFT) 7-232
Extracting character string data from the right (RIGHT) 7-232

## [F]

FCALL (Subroutine program output OFF calls) 7-116
FDEL (Deleting data from data tables).............. 7-157
FEND (End main routine program)...................... 5-51
FF (Bit device output reverse) .............................. 5-40
FIFR (Reading oldest data from data tables) .... 7-153
FIFW (Writing data to the data tables)............... 7-151
File register direct 1-byte write (ZRWRB).......... 7-393
File setting for comments (QCDSET)................ 7-342
FINS (Inserting data in data tables)................... 7-157
Fixed cycle pulse output (PLSY) ....................... 6-162
Floating decimal point data comparisons (Double precision) (ED=, ED<>, ED>, ED<=, ED<, ED>=)

6-8
Floating decimal point data comparisons (Single precision) ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ )................ 6-6
Floating decimal point to BCD (EMOD)............ 7-245
Floating-point data transfer (Double precision) (EDMOV)........................................................... 6-110
Floating-point data transfer (Single precision) (EMOV)
......................................................................... 6-108
Floating-point sign invertion (Double precision) (EDNEG) ............................................................ 6-97
Floating-point sign invertion (Single precision) (ENEG) . 6-96
FLT (Conversion from BIN 16-bit to floating decimal point (Single precision))...................................... 6-78
FLTD (Conversion from BIN 16-bit to floating decimal point (Double precision)) ..................................... 6-81
FMOV (16-bit data block transfers) ......... 6-120,6-122
FOR (FOR to NEXT) ......................................... 7-105
FOR to NEXT (FOR, NEXT).............................. 7-105
Forced end of FOR to NEXT instruction loop (BREAK)
........................................................................ 7-108

FROM (Reading from other CPU shared memory)
9-12
FROM (Reding 1-word data from intelligent function modules)........................................................... 7-160

From BCD format data to floating decimal point
(EREXP)

7-248

## [G]

GBIN (Conversion of Gray code to BIN 16-bit). ..... 6-92
GOEND (Jump to END) ..... 6-132
GRY (BIN 16-bit to Gray code) ..... 6-90
[H]
HABIN (Conversion from hexadecimal ASCII to BIN 16-bit). ..... 7-195
HEX (Conversion from ASCII to hexadecimal BIN)7-230
High speed retentive timer (OUTH ST). ..... 5-22
High speed timer (OUTH T) ..... 5-22
High-speed block transfer of file register (RBMOV)7-448
HOUR (Time data conversion) ..... 7-354
How to read instruction tables ..... 2-4
How to read instructions ..... 4-2
[I]
I/O refrech (RFS) ..... 6-141
I/O refresh instruction table. ..... 2-27
Identical 32-bit data block transfers (DFMOV(P)) ..... 6-122
IMASK (Interrupt program mask). ..... 6-133
INC (Incrementing 16-bit BIN) ..... 6-69
Increment
BIN 16-bit (INC). ..... 6-69
BIN 32-bit (DINC) ..... 6-71
Incrementing 16-bit BIN (INC) ..... 6-69
Incrementing 32-bit BIN (DINC). ..... 6-71
Index modification. ..... 3-12
Indirect address read (ADRSET) ..... 7-395
Indirect specification ..... 3-23
Inserting data in data tables (FINS) ..... 7-157
Insertion of character string (STRINS(P)) ..... 7-241
INSTR (Character string search) ...7-239,7-241, ..... 7-243
Instructions for data link ..... 2-59
INT (Floating decimal point data to BIN 16-bit (Single precision)). ..... 6-83
INTD (Floating decimal point data to BIN 16-bit
(Double precision)) ..... 6-86
Interrupt disable (DI) ..... 6-133
Interrupt enable (EI) ..... 6-133
Interrupt program mask (IMASK) ..... 6-133
INV (Operation results inversion). ..... 5-15
Inversion
Bit device output reverse (FF). ..... 5-40
Operation results inversion (INV) ..... 5-15
IRET (Recovery from interrupt programs) ..... 6-139
IX, IXEND (Index modification of entire ladder) ..... 7-144
IXDEV (Designation of modification values in indexmodification)7-148
IXSET (Designation of modification values in indexmodification)7-148
JMP (Pointer branch) ..... 6-129
Jump to END (GOEND) ..... 6-132
[K]
KEY (Numerical key input from keyboard) ..... 7-396
[L]
Ladder block parallel connections (ORB) ..... 5-10
Ladder block series connections (ANB) ..... 5-10
LD (\$=, \$<>, \$>, \$<=, \$<, \$>=) (Character string data
comparisons) ..... 6-11
LD (=, <>, >, <=, <, >=) (BIN 16-bit data comparisons)6-2
LD (A contact operation start) ..... 5-2
LD ( $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<, \mathrm{D}>=$ ) (BIN 32-bit data comparisons) ..... 6-4
LD ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ) (Floationg decimal point data comparisons(Single precision)) ............ 6-6LD (ED=, ED, ED>, $\mathrm{ED}<=, \mathrm{ED}<, \mathrm{ED}>=$ ) (Floationgdecimal point data comparisons(Double precision))6-8
LDF (Pulse operation start / trailing edge)....... 5-5,5-7
LDI (B contact operation start). ..... 5-2
LDP (Pulse operation start / leading edge) ..... 5-5,5-7
LDPI, LDFI ..... 5-7
Leading edge output (PLS). ..... 5-37
LEDR (Error display and annunciator reset instruction) ..... 7-172
LEFT (Extracting character string data from the left) ..... 7-232
Left rotation of 16-bit data (ROL, RCL). ..... 7-38
Left rotation of 32-bit data (DROL, DRCL) ..... 7-44
LEN (Character string length detection) ..... 7-204
LIMIT (Upper and lower limit controls for BIN 16-bit) ..... 7-321
Link refresh instructions ..... 2-59
Linking character strings (\$+) ..... 6-65,6-67
Linking of random data (NUNI) ..... 7-81
Load (LD) ..... 5-2
Load + unload (PSWAPP) ..... 7-445
Load inverse (LDI) ..... 5-2
Load program from Memory Card (PLOADP) ... 7-440
LOG (Natural logarithm operation on floating-pointdata (Single precision))7-296,7-302
LOGD (Natural logarithm operation on floating-point
data (Double precision)) ..... 7-298
Logical operation instructions ..... 2-29
Logical product ..... 7-2
Logical products with 16-bit data (WAND) ..... 7-3
Logical products with 32-bit data (DAND) ..... 7-3
Logical sum ..... 7-2
Logical sums of 16-bit data (WOR) ..... 7-11
Logical sums of 32-bit data (DOR) ..... 7-11
Low speed retentive timer (OUTH ST) ..... 5-22
Low speed timer (OUT T) ..... 5-22
Master control instructions ..... 5-47
Matrix input (MTR) ..... 6-166
MAX (Maximum value search for 16-bit data) ..... 7-89
Maximum value search for 16-bit data (MAX) ..... 7-89
Maximum value search for 32-bit data (DMAX). ..... 7-89
MC (Setting the master control) ..... 5-47
MCR (Resetting the master control) ..... 5-47
MEAN(P) ..... 7-103
MEF (Pulse operation results / trailing edge) ..... 5-17
MEP (Pulse operation results / leading edge) ..... 5-17
MIDR (Random selection from character strings)
7-235
MIDW (Random replacement in character strings)7-235
MIN (Minimum value search for 16-bit data). ..... 7-92
Minimum value search for 16-bit data (MIN) ..... 7-92
Minimum value search for 32-bit data (DMIN) ..... 7-92
MOV (16-bit transfers) ..... 6-106
MPP (Operation results pop) ..... 5-12
MPS (Operation results push) ..... 5-12
MRD (Operation results read) ..... 5-12
MTR (Matrix input) ..... 6-166
Multiplication
BCD 4-digit (B*) ..... 6-42
BCD 8-digit (DB*) ..... 6-44
BIN 16-bit (*) ..... 6-30
BIN 32-bit (D*) ..... 6-32
Multiplication of floating decimal point (Double precision) (ED*) ..... 6-56
Multiplication of floating decimal point (Singleprecision) (E*) .................................................. 6-54
Multiplication and division of floating decimal point
(Double precision)(ED*, ED/) ..... 6-56
Multiplication and division of floating decimal point (Single precision)(E*, E/) ..... 6-54
[N]
Natural logarithm operation on floating-point data(Double precision) (LOGD)7-298
Natural logarithm operation on floating-point data
(Single precision) (LOG) ..... 7-296,7-302
n-bit shift to left of 16-bit data (SFL) ..... 7-46
n-bit shift to right of 16-bit data (SFR) ..... 7-46
n-bit shift to right or left of n-bit data (SFTBR(P), ..... 7-51SFTBL(P))
n-bit shift to right or left of n-word data (SFTWR(P),
SFTWL(P)) ..... 7-56
NEG (complement of 2 of BIN 16-bit data) ..... 6-94
Network refresh instruction (ZCOM) ..... 8-2
NEXT (FOR to NEXT) ..... 7-105
No operation (NOP, NOPLF, PAGE) ..... 5-57
NOP ..... 5-57
NOP (No operation) ..... 5-57
NOPLF (No operation page change) ..... 5-57
Number of steps ..... 3-34
Numerical key input (KEY) ..... 7-396
Numerical key input from keyboard (KEY) ..... 7-396
NUNI (Linking of random data) ..... 7-81
Operation errors ..... 3-27
Operation results inversion (INV) ..... 5-15
Operation results pop (MPP) ..... 5-12
Operation results push (MPS) ..... 5-12
Operation results read (MRD) ..... 5-12
Operation start (LD, LDI) ..... 5-2
OR (\$=, \$<>, \$>, \$<=, \$<, \$>=) (Character string data comparisons) ..... 6-11
OR (=, <>, >, <=, <, >=) (BIN 16-bit data comparisons)6-2
OR (A contact parallel connection) ..... 5-2
OR ( $D=, D<>, D>, D<=, D<, D>=$ ) (BIN 32-bit datacomparisons).......................................................... 6-4OR ( $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ) (Floationg decimalpoint data comparisons (Single precision)) ........... 6-6OR (ED=, ED<>, ED>, ED<=, ED<, ED>=) (Floationgdecimal point data comparisons (Double precision))6-8
Or inverse (ORI) ..... 5-2
ORB (Ladder block parallel connections) ..... 5-10
ORF (Pulse parallel connection / trailing edge)5-5,5-7
ORI (B contact parallel connection) ..... 5-2
ORP (Pulse parallel connection / leading edge)5-5,5-7
ORPI, ORFI ..... 5-8
Other convenient instructions ..... 2-6
Other instructions ..... 5-55
Application instructions ..... 2-29
Sequence instructions ..... 2-6
OUT
Annunciator output (OUT F) ..... 5-28
Counters (OUT C) ..... 5-26
High speed retentive timer (OUTH ST) ..... 5-22
High speed timer (OUTH T) ..... 5-22
Low speed retentive timer (OUT ST) ..... 5-22
Low speed timer (OUT T) ..... 5-22
Output (OUT) ..... 5-20
Out instructions (OUT). ..... 5-20
Output instruction table ..... 2-8
Output instructions (OUT) ..... 5-20
Output of sub-routine program OFF calls (FCALL) ..... 7-116
Output OFF calls between program files (EFCALL) ..... 7-125
Output reverse (FF) ..... 5-40
[P]
PAGE (No operation page change) ..... 5-57
Page change (NOPLF) ..... 5-57
Page change (PAGE n) ..... 5-57
Parallel connection (OR, ORI) ..... 5-2
Parallel connections (ORB) ..... 5-10
PCHK (Program low speed execution registeration instruction) ..... 7-384
PLF (Trailing edge output) ..... 5-37
PLOADP (Load program from Memory Card) ..... 7-440
PLOW (Program low speed execution registration)7-382
PLS (Leading edge output) ..... 5-37
PLSY (Fixed cycle pulse output) ..... 6-162
POFF (Program output OFF standby instruction) ..... 7-378
Pointer branching instruction (CJ, SCJ, JMP) ..... 6-129
Pop (MPP) ..... 5-12
PR (Print ASCII code instruction) ..... 7-166
PRC (Print comment instruction) ..... 7-169
Print ASCII code instruction (PR) ..... 7-166
Print comment instruction (PRC) ..... 7-169
Program branch instruction table ..... 2-27
Program control instructions ..... 2-56
Program execution control instruction table ..... 2-27
Program low speed execition registration instruction (PCHK) ..... 7-384
Program low speed execution registration (PLOW)7-382
Program output OFF standby instruction (POFF) ..... 7-378
Program scan execution registration instruction(PSCAN)............................................................ 7-380
Program standby instruction (PSTOP) ..... 7-377
PSCAN (Program scan execution registrationinstruction)7-380
PSTOP (Program standby instruction) ..... 7-377
PSWAPP (Load + unload) ..... 7-445
Pulse conversion
(DELTA) ..... 5-42
(EGF, EGP) ..... 5-18
(MEF, MEP) ..... 5-17
Pulse conversion of direct output (DELTA) ..... 5-42
Pulse density measurement (SPD). ..... 6-160
Pulse NOT operation start, pulse NOT seriesconnection, pulse NOT parallel connection LDPI,LDFI,ANDPI,ANDFI,ORPI,ORFI)5-7
Pulse operation results
Operation result conversions (MEF, MEP) ..... 5-17
Pulse conversions of edge relay operation results (EGF, EGP) ..... 5-18
Pulse operation start (LDF, LDP) ..... 5-5,5-7
Pulse parallel connection (ORF, ORP) ..... 5-5,5-7
Pulse series connection (ANDF, ANDP) ..... 5-5
Pulse width modulation (PWM) ..... 6-164
PUNLOADP (Unload program from program memory) ..... 7-443
Push (MPS) ..... 5-12
PWM (Pulse width modulation). ..... 6-164
[Q]
QCDSET (File setting for comments) ..... 7-342
QCPU dedicated instructions ..... 2-60
QDRSET(Setting files for file register use) ..... 7-339
R
RAD (Conversion from floating-point angle to radian (Single precision)). ..... 7-275
RADD (Conversion from floating-point angle to radian
(Double precision)) ..... 7-277
RAMP (Ramp signal) ..... 6-157
Ramp signal (RAMP) ..... 6-157
Random number generation (RND/SRND) ..... 7-304
Random selection from and replacement in character strings (MIDR) ..... 7-235
Random selection replacement in character strings (MIDW) .............................................................. 7-235RBMOV (High-speed block transfer of file register)7-448
RCL (Left rotation of 16-bit data) ..... 7-38
RCR (Right rotation of 16-bit data) ..... 7-35
Read (MRD) ..... 5-12
Read data from standard ROM (S.DEVLD). ..... 7-438
Reading 1-word data from intelligent function modules
(FROM). ..... 7-160
Reading 2-word data from intelligent function modules
(DFRO) ..... 7-160
Reading clock data (DATERD) ..... 7-344
Reading data from designated file (SP.FREAD) 7-424
Reading device comment data (COMRD) ..... 7-201
Reading expansion clock data (S.DATERD) ..... 7-366
Reading from other CPU shared memory (FROM)9-12
Reading module information (UNIRD) ..... 7-402
Reading newest data from data tables (FPOP)7-155
Reading oldest data from data tables (FIFR) ..... 7-153
Reading routing information (RTREAD) ..... 8-6
Real number data ..... 3-8
Recovery from interrupt programs (IRET) ..... 6-139
Refresh instruction (COM) ..... 7-134
Related programming manuals ..... 1-2
Resetting devices (RST). ..... 5-32,5-35
Resetting the annunciators (RST F) ..... 5-35
Resetting the master control (MCR) ..... 5-47
Resetting watchdog timer (WDT) ..... 7-386
RET (Return from sub-routine programs) ..... 7-115
Return from sub-routine programs (RET). ..... 7-115
Revercing
Bit device output reverse (FF) ..... 5-40
Floating-point sign invertion (Double precision)(EDNEG)........................................................... 6-97
Floating-point sign invertion (Single precision)
(ENEG). ..... 6-96
Operation results inversion (INV) ..... 5-15
RFS (I/O refresh) ..... 6-141
RIGHT (Extracting character string data from the right)7-232
Right rotation of 16-bit data (ROR, RCR) ..... 7-35
Right rotation of 32-bit data (DROR, DRCL) ..... 7-41
RND (Random number generation and series update)
7-304
ROL (Left rotation of 16-bit data) ..... 7-38
ROR (Right rotation of 16-bit data) ..... 7-35
Rotary table shortest direction control (ROTC) ..... 6-154
Rotation instructions ..... 2-32
SIND (SIN operation on floating-point data (Doubleprecision))........................................................ 7-252Single precision to Double precision conversion(ECON).............................................................. 6-102
SORT (BIN 16-bit data sort) ..... 7-95
SP.CONTSW (System switching instruction) ..... 11-2
SP.DEVST (Writing data to standard ROM) ..... 7-436
SP.FREAD (Reading data from designated file)7-424
SP.FWRITE (Writing data to designated file) ..... 7-413
SPD (Pulse density measurement) ..... 6-160
Special format failure checks (CHKST, CHK) ..... 7-175
Special function instructions ..... 2-46
Special timer (STMR) ..... 6-151
SQR (Square root operation for floating-point data
(Single precision)) ..... 7-287
SQRD (Square root operation for floating-point data
(Double precision)) ..... 7-289
Square root operation for floating-point data (Double
precision) (SQRD) ..... 7-289
Square root operation for floating-point data (Singleprecision) (SQR)............................................... 7-287SRND (Random number generation and series
updates). ..... 7-304
STMR (Special function timer) ..... 6-151
STOP (Sequence program stop) ..... 5-55
STR (Conversion from BIN 16-bit to character string) ..... 7-206
Structure creation instructions ..... 2-38
Subrotine program calls (CALL) ..... 7-110
Subroutine calls (XCALL) ..... 7-129
Subroutine calls between program files (ECALL) ..... 7-120
Subroutine program output OFF calls (FCALL) ..... 7-116
Subset processing ..... 3-25
Subtraction
BCD 4-digit subtraction (B-) ..... 6-34
BCD 8-digit subtraction (DB-) ..... 6-38
BIN 16-bit subtraction operations (-) ..... 6-22
BIN 32-bit subtraction operations (D-) ..... 6-26
Block subtraction (BK-) ..... 6-59,6-62
Subtraction of floating decimal point data (Double precision) (ED-) ..... 6-50,6-52
Subtraction of floating decimal point data (Singleprecision) (E-) .......................................... 6-46,6-48
SUM (16-bit data checks) ..... 7-69
SWAP (Upper and lower byte exchanges) ..... 6-128
Switching file register numbers (RSET) ..... 7-337
Switching instructions ..... 2-51
System Switching (SP.CONTSW) ..... 11-2
[T]

TAN (TAN operation on floating-point data (Single precision))........................................................... 7-258 TAN operation on floating-point data (Double precision)(TAND)................................................ 7-260 TAN operation on floating-point data (Single precision)(TAN) ................................................. 7-258
TAN ${ }^{-1}$ operation on floating-point data (Double precision)(ATAND)............................................ 7-273 TAN ${ }^{-1}$ operation on floating-point data (Single precision)(ATAN) ................................................ 7-271 TAND (TAN operation on floating-point data (Double precision))......................................................... 7-260
Teaching timer (TTMR) ..... 6-149
Termination instruction table. ..... 2-9
TEST (Bit tests) ..... 7-61
TIMCHK (Time check instruction) ..... 7-390
Time check instruction (TIMCHK). ..... 7-390
Time data conversion (HOUR) .. 7-354,7-356 ..... ,7-361
Time data conversion (SECOND) ..... 7-352
Timer (OUT T) ..... 5-22
Timing pulse generation (DUTY) ..... 7-388
TO (Writing 1-word data to intelligent function
modules) ..... 7-163
TRACE (Trace set) ..... 7-411
TRACER (Trace reset) ..... 7-411
TTMR (Teaching timer) ..... 6-149
Types of Instructions ..... 2-2
[U]
UDCNT1 (Counter 1-phase input up or down) .. 6-143
UDCNT2 (Counter 2-phase input up or down) .. 6-146
UNI (4-bit linking of 16-bit data) ..... 7-79
UNIRD (Reading module information) ..... 7-402
Unload program from program memory (PUNLOADP) 7-443
Up / Down counter
Count 1-phase input or dawn (UDCNT1) ..... 6-143
Count 2-phase input or down (UDCNT2) ..... 6-146
Upper and lower byte exchanges (SWAP) ..... 6-128
Upper and lower limit controls for BIN 32-bit (DLIMIT)7-321
[V]
VAL (Conversion from character string to BIN 16-bit) ..... 7-212
[W]
WAND (Logical products with 16-bit data) ..... 7-3
WDT (Resetting watchdog timer) ..... 7-386
WOR (Logical sums of 16-bit data). ..... 7-11
WORD (Conversion from BIN 32-bit to BIN 16-bit) ..... 6-89
Word data ..... 3-4
Word device bit designation ..... 3-3
Writing 1 -word data to intelligent function modules(TO)7-163
Writing 2-word data to intelligent function modules
(DTO). ..... 7-163
Writing clock data (DATEWR) ..... 7-346
Writing data to designated file (SP.FWRITE) ..... 7-413
Writing data to standard ROM (SP.DEVST) ..... 7-436
Writing data to the data tables (FIFW) ..... 7-151
Writing routing information (RTWRITE) ..... 8-8
Writing to the CPU shared memory of host CPU. ..... 9-2
S.TO ..... 9-4
TO ..... 9-7
WSUM (Calculation of totals for 16-bit data) ..... 7-99
WTOB (Data dissociation in byte units) ..... 7-85
WXNR (16-bit data exclusive NOR operation). ..... 7-27
WXNR (16-bit data non-exclusive logical ..... sum
operations) ..... 7-30
WXOR (16-bit exclusive OR operations) ..... 7-19,7-22
[X]
XCALL (Subroutine program call). ..... 7-129
XCH (32-bit data exchange) ..... 6-124
[Z]
ZCOM (Network refresh instruction) ..... 8-2
ZONE (Zone control for BIN 16-bit)7-327,7-330,7-334
Zone control for BIN 16-bit (ZONE)7-327,7-330,7-334
Zone control for BIN 32-bit data (DZONE) ..... 7-327,7-330,7-334
ZPOP (Batch recovery of index register) ..... 7-400
ZPUSH (Batch save of index register) ..... 7-400
ZRRDB (Direct 1-byte read from file register) ..... 7-391
ZRWRB (File register direct 1-byte write) ..... 7-393

## Warranty

Please confirm the following product warranty details before using this product.

## 1. Gratis Warranty Term and Gratis Warranty Range

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the sales representative or Mitsubishi Service Company.
However, if repairs are required onsite at domestic or overseas location, expenses to send an engineer will be solely at the customer's discretion. Mitsubishi shall not be held responsible for any re-commissioning, maintenance, or testing on-site that involves replacement of the failed module.
[Gratis Warranty Term]
The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place.
Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.
[Gratis Warranty Range]
(1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
(2) Even within the gratis warranty term, repairs shall be charged for in the following cases.

1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
2. Failure caused by unapproved modifications, etc., to the product by the user.
3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
6. Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
7. Any other failure found not to be the responsibility of Mitsubishi or that admitted not to be so by the user.

## 2. Onerous repair term after discontinuation of production

(1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued.
Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.
(2) Product supply (including repair parts) is not available after production is discontinued.

## 3. Overseas service

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

## 4. Exclusion of loss in opportunity and secondary loss from warranty liability

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation of damages caused by any cause found not to be the responsibility of Mitsubishi, loss in opportunity, lost profits incurred to the user by Failures of Mitsubishi products, special damages and secondary damages whether foreseeable or not, compensation for accidents, and compensation for damages to products other than Mitsubishi products, replacement by the user, maintenance of on-site equipment, start-up test run and other tasks.

## 5. Changes in product specifications

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

## 6. Product application

(1) In using the Mitsubishi MELSEC programmable controller, the usage conditions shall be that the application will not lead to a major accident even if any problem or fault should occur in the programmable controller device, and that backup and fail-safe functions are systematically provided outside of the device for any problem or fault.
(2) The Mitsubishi programmable controller has been designed and manufactured for applications in general industries, etc. Thus, applications in which the public could be affected such as in nuclear power plants and other power plants operated by respective power companies, and applications in which a special quality assurance system is required, such as for Railway companies or Public service purposes shall be excluded from the programmable controller applications.
In addition, applications in which human life or property that could be greatly affected, such as in aircraft, medical applications, incineration and fuel devices, manned transportation, equipment for recreation and amusement, and safety devices, shall also be excluded from the programmable controller range of applications.
However, in certain cases, some applications may be possible, providing the user consults their local Mitsubishi representative outlining the special requirements of the project, and providing that all parties concerned agree to the special circumstances, solely at the users discretion.

Microsoft, Windows, Windows NT are registered trademarks of Microsoft Corporation in the United States and other countries.
Pentium and Celeron are trademarks of Intel Corporation in the United States and other countries.
Ethernet is a trademark of Xerox Co., Ltd. in the United States.
CompactFlash is a trademark of SanDisk Corporation.
VxWorks, Tornado, WindPower, WindSh and WindView are registered trademarks of Wind River Systems, Inc.
Other company names and product names used in this document are trademarks or registered trademarks of respective owners.

## QCPU

Programming Manual
Common Instruction 2/2

| MODEL | QCPU-P-KY-E |
| :---: | :---: |
| MODEL <br> CODE | 13JW10 |
| SH(NA)-080809ENG(2/2)-C(0907)KWIX |  |


[^0]:    *1: For operations when a real number is out of range and operations when an invalid value is input, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
    *2: Switch between single precision and double precision of the internal operation of floating-point operation in the PLC system of the PLC parameter dialog box. For the single precision and double precision of floatingpoint operation, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
    *3: The Basic model QCPU can perform floating-point operation if its first five digits of serial No. are "04122 or later".

[^1]:    *1: Word device bit designation is performed in hexadecimal. Bit b10 of D0 will be D0.A.

[^2]:    *2: There are CPU modules that will not result in an operation error if -0 is specified. Refer to Section 3.2.4 for details.

[^3]:    ＊1：When using a basic model QCPU，the devices R，U／G，J，ZR and $P$ cannot be used．
    ＊2：Devices following $\mathrm{J}^{〔-1} \backslash$ designate $\mathrm{B}, \mathrm{W}, \mathrm{X}$ ，or Y ，and the offset value is also set in correspondence with this．
    ＊3：When using a basic model QCPU，specify a dummy device number．（S）is P［．．．．．

[^4]:    *1: Output $\left(\mathrm{Y}^{-j}{ }^{-j}\right)$ is treated as an internal relay, and cannot be output to an external device.

[^5]:    *2 : The (S) value specified for the SP.CONTSW instruction can be confirmed in the error common information of the PLC diagnostics dialog box on GX Developer.
    *3 : The new control system CPU module means the CPU module that was switched from the standby system to the control system by the SP.CONTSW instruction.

[^6]:    *4 Function version is B or later.
    *8 The module whose first 5 digits of serial No. is "08032" or later.
    *9 The module whose first 5 digits of serial No. is "09012" or later.

[^7]:    *7 The module whose first 5 digits of serial No. is "07032" or later.
    *8 The module whose first 5 digits of serial No. is "08032" or later.
    *9 The module whose first 5 digits of serial No. is "09012" or later.

[^8]:    *1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
    *4 Function version is $B$ or later.
    *5 Function version is A.
    *13 This applies to the Built-in Ethernet port QCPU.

[^9]:    *4
    *8 The module whose first 5 digits of serial No. is "08032" or later.
    *9 The module whose first 5 digits of serial No. is "09012" or later.
    *10 The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.

[^10]:    *1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
    *2 Either error stop or continue can be selected for each module by the parameters.
    *3 The function version is $B$ or later.

[^11]:    *6 The module whose first 5 digits of serial No. is "09012" or later.
    *7 The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
    *9 The module whose first 5 digits of serial No. is "10042" or later.

[^12]:    *1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
    *3 The function version is B or later.
    *11 The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU

[^13]:    *1 The function version is B or later.
    *5 The module whose first 5 digits of serial No. is "07032" or later.
    *10 The Universal model QCPU except the Q00UJCPU.
    *11 The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.

[^14]:    *7 The module whose first 5 digits of serial No. is "09012" or later.

[^15]:    *1 The function version is B or later.
    *7 The module whose first 5 digits of serial No. is "09012" or later.
    *10 The Universal model QCPU except the Q00UJCPU.

[^16]:    *1 The function version is $B$ or later.
    *2 Parameter No. is the value gained by dividing the head I/O number of parameter in the intelligent function module set by GX Configurator by 10H.
    *3 The diagnostic timing of CPU modules except for Universal QCPU can be performed only when switching the CPU modules to run.

[^17]:    *1 The function version is $B$ or later.
    *2 Parameter No. is the value gained by dividing the head I/O number of parameter in the intelligent function module set by GX Configurator by 10H.
    *7 The module whose first 5 digits of serial No. is "09012" or later.

[^18]:    *1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
    *2 The function version is B or later.
    *5 The module whose first 5 digits of serial No. is "07032" or later.
    *10 The Universal model QCPU except the Q00UJCPU

[^19]:    *1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
    *2 The function version is $B$ or later.
    *3 The module whose first 5 digits of serial No. is "04012" or later.
    *10 The Universal model QCPU except the Q00UJCPU.

[^20]:    *1 CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
    *4 The module whose first 5 digits of serial No. is "07012" or later.
    *5 The module whose first 5 digits of serial No. is "07032" or later.
    *6 The module whose first 5 digits of serial No. is "09012" or later.

[^21]:    *1 The function version is B or later.
    *4 The module whose first 5 digits of serial No. is "09082" or later.
    *6 The Universal model QCPU except the Q00UJCPU.

[^22]:    *1: Unusable for the Q00J/Q00/Q01CPU

[^23]:    *1: This applies to the CPU of function version B or later.

[^24]:    *1: This applies to the CPU of function version B or later.

[^25]:    *1: The relevant modules are as follows:

    - The Universal model QCPU whose serial number (first five digits) is "10102" or later.
    - Q00UJCPU, Q00UCPU, Q01UCPU

[^26]:    *1 Stores other system CPU diagnostic information and system information.
    *2 This shows the special relay(SMロロ) for the host system CPU.

[^27]:    *1: The module whose first 5 digits of serial No. is " 07032 " or later.
    *2: The module whose first 5 digits of serial No. is "10042" or later.

[^28]:    *4: The module whose first 5 digits of serial No. is "10102" or later.

[^29]:    *1: The module whose first 5 digits of serial No. is "10102" or later. (Except the Q00UJCPU, Q00UCPU, and Q01UCPU)

[^30]:    *1: The module whose first 5 digits of serial No. is "10102" or later. (Except the Q00UJCPU, Q00UCPU, and Q01UCPU)

